]>
Commit | Line | Data |
---|---|---|
83d290c5 | 1 | /* SPDX-License-Identifier: GPL-2.0+ */ |
c0cdd5ad PC |
2 | /* |
3 | * Copyright (C) STMicroelectronics SA 2017 | |
4 | * Author(s): Patrice CHOTARD, <[email protected]> for STMicroelectronics. | |
c0cdd5ad PC |
5 | */ |
6 | ||
7 | #ifndef __CONFIG_H | |
8 | #define __CONFIG_H | |
9 | ||
c0cdd5ad PC |
10 | #define CONFIG_SYS_FLASH_BASE 0x08000000 |
11 | ||
12 | #define CONFIG_SYS_INIT_SP_ADDR 0x10010000 | |
c0cdd5ad | 13 | |
c0cdd5ad PC |
14 | /* |
15 | * Configuration of the external SDRAM memory | |
16 | */ | |
c0cdd5ad PC |
17 | #define CONFIG_SYS_LOAD_ADDR 0x00400000 |
18 | #define CONFIG_LOADADDR 0x00400000 | |
19 | ||
20 | #define CONFIG_SYS_MAX_FLASH_SECT 12 | |
21 | #define CONFIG_SYS_MAX_FLASH_BANKS 2 | |
22 | ||
23 | #define CONFIG_ENV_OFFSET (256 << 10) | |
24 | #define CONFIG_ENV_SECT_SIZE (128 << 10) | |
25 | #define CONFIG_ENV_SIZE (8 << 10) | |
26 | ||
27 | #define CONFIG_STM32_FLASH | |
28 | ||
c0cdd5ad PC |
29 | #define CONFIG_SYS_HZ_CLOCK 1000000 /* Timer is clocked at 1MHz */ |
30 | ||
31 | #define CONFIG_CMDLINE_TAG | |
32 | #define CONFIG_SETUP_MEMORY_TAGS | |
33 | #define CONFIG_INITRD_TAG | |
34 | #define CONFIG_REVISION_TAG | |
35 | ||
36 | #define CONFIG_SYS_CBSIZE 1024 | |
37 | ||
38 | #define CONFIG_SYS_MALLOC_LEN (1 * 1024 * 1024) | |
39 | ||
82ec63a5 PC |
40 | #define BOOT_TARGET_DEVICES(func) \ |
41 | func(MMC, mmc, 0) | |
42 | ||
43 | #include <config_distro_bootcmd.h> | |
44 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
45 | "kernel_addr_r=0x00008000\0" \ | |
46 | "fdtfile=stm32f469-disco.dtb\0" \ | |
47 | "fdt_addr_r=0x00700000\0" \ | |
48 | "scriptaddr=0x00800000\0" \ | |
49 | "pxefile_addr_r=0x00800000\0" \ | |
50 | "fdt_high=0xffffffffffffffff\0" \ | |
51 | "initrd_high=0xffffffffffffffff\0" \ | |
52 | "ramdisk_addr_r=0x00900000\0" \ | |
53 | BOOTENV | |
c0cdd5ad PC |
54 | |
55 | /* | |
56 | * Command line configuration. | |
57 | */ | |
c0cdd5ad PC |
58 | |
59 | #endif /* __CONFIG_H */ |