]>
Commit | Line | Data |
---|---|---|
83d290c5 | 1 | /* SPDX-License-Identifier: GPL-2.0+ */ |
94391fbc LHR |
2 | /* |
3 | * Copyright (C) 2010 Freescale Semiconductor, Inc. | |
4 | * | |
5 | * Configuration settings for the MX53-EVK Freescale board. | |
94391fbc LHR |
6 | */ |
7 | ||
8 | #ifndef __CONFIG_H | |
9 | #define __CONFIG_H | |
10 | ||
00e11a43 FE |
11 | #define CONFIG_MACH_TYPE MACH_TYPE_MX53_EVK |
12 | ||
94391fbc LHR |
13 | #include <asm/arch/imx-regs.h> |
14 | ||
a7abca01 | 15 | #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */ |
a7abca01 FE |
16 | #define CONFIG_SETUP_MEMORY_TAGS |
17 | #define CONFIG_INITRD_TAG | |
fd622f23 | 18 | #define CONFIG_REVISION_TAG |
94391fbc | 19 | |
18fb0e3c | 20 | #define CONFIG_SYS_FSL_CLK |
851f556a | 21 | |
94391fbc LHR |
22 | /* Size of malloc() pool */ |
23 | #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 2 * 1024 * 1024) | |
24 | ||
94391fbc | 25 | #define CONFIG_MXC_UART |
40f6fffe | 26 | #define CONFIG_MXC_UART_BASE UART1_BASE |
94391fbc LHR |
27 | |
28 | /* I2C Configs */ | |
b089d039 | 29 | #define CONFIG_SYS_I2C |
30 | #define CONFIG_SYS_I2C_MXC | |
03544c66 AA |
31 | #define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */ |
32 | #define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */ | |
f8cb101e | 33 | #define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */ |
94391fbc LHR |
34 | |
35 | /* PMIC Configs */ | |
be3b51aa ŁM |
36 | #define CONFIG_POWER |
37 | #define CONFIG_POWER_I2C | |
38 | #define CONFIG_POWER_FSL | |
94391fbc | 39 | #define CONFIG_SYS_FSL_PMIC_I2C_ADDR 8 |
913702ca | 40 | #define CONFIG_POWER_FSL_MC13892 |
4f97c88e | 41 | #define CONFIG_RTC_MC13XXX |
94391fbc LHR |
42 | |
43 | /* MMC Configs */ | |
94391fbc LHR |
44 | #define CONFIG_SYS_FSL_ESDHC_ADDR 0 |
45 | #define CONFIG_SYS_FSL_ESDHC_NUM 2 | |
46 | ||
94391fbc | 47 | /* Eth Configs */ |
94391fbc LHR |
48 | |
49 | #define CONFIG_FEC_MXC | |
50 | #define IMX_FEC_BASE FEC_BASE_ADDR | |
51 | #define CONFIG_FEC_MXC_PHYADDR 0x1F | |
52 | ||
94391fbc LHR |
53 | /* allow to overwrite serial and ethaddr */ |
54 | #define CONFIG_ENV_OVERWRITE | |
94391fbc LHR |
55 | |
56 | /* Command definition */ | |
94391fbc | 57 | |
28b119e9 | 58 | #define CONFIG_ETHPRIME "FEC0" |
94391fbc LHR |
59 | |
60 | #define CONFIG_LOADADDR 0x70800000 /* loadaddr env var */ | |
94391fbc LHR |
61 | |
62 | #define CONFIG_EXTRA_ENV_SETTINGS \ | |
63 | "script=boot.scr\0" \ | |
64 | "uimage=uImage\0" \ | |
65 | "mmcdev=0\0" \ | |
66 | "mmcpart=2\0" \ | |
67 | "mmcroot=/dev/mmcblk0p3 rw\0" \ | |
68 | "mmcrootfstype=ext3 rootwait\0" \ | |
69 | "mmcargs=setenv bootargs console=ttymxc0,${baudrate} " \ | |
70 | "root=${mmcroot} " \ | |
71 | "rootfstype=${mmcrootfstype}\0" \ | |
72 | "loadbootscript=" \ | |
73 | "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \ | |
74 | "bootscript=echo Running bootscript from mmc ...; " \ | |
75 | "source\0" \ | |
76 | "loaduimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${uimage}\0" \ | |
77 | "mmcboot=echo Booting from mmc ...; " \ | |
78 | "run mmcargs; " \ | |
79 | "bootm\0" \ | |
80 | "netargs=setenv bootargs console=ttymxc0,${baudrate} " \ | |
81 | "root=/dev/nfs " \ | |
82 | "ip=dhcp nfsroot=${serverip}:${nfsroot},v3,tcp\0" \ | |
83 | "netboot=echo Booting from net ...; " \ | |
84 | "run netargs; " \ | |
85 | "dhcp ${uimage}; bootm\0" \ | |
86 | ||
87 | #define CONFIG_BOOTCOMMAND \ | |
66968110 | 88 | "mmc dev ${mmcdev}; if mmc rescan; then " \ |
94391fbc LHR |
89 | "if run loadbootscript; then " \ |
90 | "run bootscript; " \ | |
91 | "else " \ | |
92 | "if run loaduimage; then " \ | |
93 | "run mmcboot; " \ | |
94 | "else run netboot; " \ | |
95 | "fi; " \ | |
96 | "fi; " \ | |
97 | "else run netboot; fi" | |
98 | ||
99 | #define CONFIG_ARP_TIMEOUT 200UL | |
100 | ||
101 | /* Miscellaneous configurable options */ | |
94391fbc | 102 | |
94391fbc LHR |
103 | #define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR |
104 | ||
94391fbc | 105 | /* Physical Memory Map */ |
94391fbc LHR |
106 | #define PHYS_SDRAM_1 CSD0_BASE_ADDR |
107 | #define PHYS_SDRAM_1_SIZE (512 * 1024 * 1024) | |
108 | ||
109 | #define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1) | |
110 | #define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR) | |
111 | #define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE) | |
112 | ||
113 | #define CONFIG_SYS_INIT_SP_OFFSET \ | |
114 | (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE) | |
115 | #define CONFIG_SYS_INIT_SP_ADDR \ | |
116 | (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET) | |
117 | ||
e856bdcf | 118 | /* environment organization */ |
94391fbc LHR |
119 | #define CONFIG_SYS_MMC_ENV_DEV 0 |
120 | ||
121 | #endif /* __CONFIG_H */ |