]>
Commit | Line | Data |
---|---|---|
5b8bc606 KP |
1 | /* |
2 | * Copyright 2007 Freescale Semiconductor, Inc. | |
3 | * | |
4 | * (C) Copyright 2000 | |
5 | * Wolfgang Denk, DENX Software Engineering, [email protected]. | |
6 | * | |
7 | * See file CREDITS for list of people who contributed to this | |
8 | * project. | |
9 | * | |
10 | * This program is free software; you can redistribute it and/or | |
11 | * modify it under the terms of the GNU General Public License as | |
12 | * published by the Free Software Foundation; either version 2 of | |
13 | * the License, or (at your option) any later version. | |
14 | * | |
15 | * This program is distributed in the hope that it will be useful, | |
16 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
17 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
18 | * GNU General Public License for more details. | |
19 | * | |
20 | * You should have received a copy of the GNU General Public License | |
21 | * along with this program; if not, write to the Free Software | |
22 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
23 | * MA 02111-1307 USA | |
24 | */ | |
25 | ||
26 | #include <common.h> | |
5b8bc606 KP |
27 | #include <libfdt.h> |
28 | #include <fdt_support.h> | |
6b70ffb9 | 29 | #include <asm/processor.h> |
5b8bc606 | 30 | |
69018ce2 KG |
31 | extern void ft_qe_setup(void *blob); |
32 | ||
5b8bc606 KP |
33 | DECLARE_GLOBAL_DATA_PTR; |
34 | ||
35 | void ft_cpu_setup(void *blob, bd_t *bd) | |
36 | { | |
6d0f6bcf | 37 | immap_t *immr = (immap_t *)CONFIG_SYS_IMMR; |
6b70ffb9 KP |
38 | int spridr = immr->sysconf.spridr; |
39 | ||
40 | /* | |
41 | * delete crypto node if not on an E-processor | |
42 | * initial revisions of the MPC834xE/6xE have the original SEC 2.0. | |
43 | * EA revisions got the SEC uprevved to 2.4 but since the default device | |
44 | * tree contains SEC 2.0 properties we uprev them here. | |
45 | */ | |
46 | if (!IS_E_PROCESSOR(spridr)) | |
47 | fdt_fixup_crypto_node(blob, 0); | |
48 | else if (IS_E_PROCESSOR(spridr) && | |
49 | (SPR_FAMILY(spridr) == SPR_834X_FAMILY || | |
50 | SPR_FAMILY(spridr) == SPR_836X_FAMILY) && | |
51 | REVID_MAJOR(spridr) >= 2) | |
52 | fdt_fixup_crypto_node(blob, 0x0204); | |
53 | ||
5b8bc606 | 54 | #if defined(CONFIG_HAS_ETH0) || defined(CONFIG_HAS_ETH1) ||\ |
c68a05fe | 55 | defined(CONFIG_HAS_ETH2) || defined(CONFIG_HAS_ETH3) ||\ |
56 | defined(CONFIG_HAS_ETH4) || defined(CONFIG_HAS_ETH5) | |
ba37aa03 | 57 | fdt_fixup_ethernet(blob); |
5b8bc606 KP |
58 | #endif |
59 | ||
60 | do_fixup_by_prop_u32(blob, "device_type", "cpu", 4, | |
61 | "timebase-frequency", (bd->bi_busfreq / 4), 1); | |
62 | do_fixup_by_prop_u32(blob, "device_type", "cpu", 4, | |
63 | "bus-frequency", bd->bi_busfreq, 1); | |
64 | do_fixup_by_prop_u32(blob, "device_type", "cpu", 4, | |
65 | "clock-frequency", gd->core_clk, 1); | |
66 | do_fixup_by_prop_u32(blob, "device_type", "soc", 4, | |
67 | "bus-frequency", bd->bi_busfreq, 1); | |
7fa9cbb0 AV |
68 | do_fixup_by_compat_u32(blob, "fsl,soc", |
69 | "bus-frequency", bd->bi_busfreq, 1); | |
70 | do_fixup_by_compat_u32(blob, "fsl,soc", | |
71 | "clock-frequency", bd->bi_busfreq, 1); | |
72 | do_fixup_by_compat_u32(blob, "fsl,immr", | |
73 | "bus-frequency", bd->bi_busfreq, 1); | |
74 | do_fixup_by_compat_u32(blob, "fsl,immr", | |
75 | "clock-frequency", bd->bi_busfreq, 1); | |
5b8bc606 | 76 | #ifdef CONFIG_QE |
69018ce2 | 77 | ft_qe_setup(blob); |
5b8bc606 KP |
78 | #endif |
79 | ||
6d0f6bcf | 80 | #ifdef CONFIG_SYS_NS16550 |
5b8bc606 | 81 | do_fixup_by_compat_u32(blob, "ns16550", |
6d0f6bcf | 82 | "clock-frequency", CONFIG_SYS_NS16550_CLK, 1); |
5b8bc606 KP |
83 | #endif |
84 | ||
5b8bc606 KP |
85 | fdt_fixup_memory(blob, (u64)bd->bi_memstart, (u64)bd->bi_memsize); |
86 | } |