]> Git Repo - J-u-boot.git/blame - lib_ppc/cache.c
Consolidate arch-specific sbrk() implementations
[J-u-boot.git] / lib_ppc / cache.c
CommitLineData
affae2bf
WD
1/*
2 * (C) Copyright 2002
3 * Wolfgang Denk, DENX Software Engineering, [email protected].
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <common.h>
9b94ac61 25#include <asm/cache.h>
138105ef 26#include <watchdog.h>
0db5bca8 27
e39cd81c 28void flush_cache(ulong start_addr, ulong size)
affae2bf 29{
0db5bca8 30#ifndef CONFIG_5xx
e39cd81c 31 ulong addr, start, end;
affae2bf 32
e39cd81c
DL
33 start = start_addr & ~(CONFIG_SYS_CACHELINE_SIZE - 1);
34 end = start_addr + size - 1;
affae2bf 35
bced7cce
KG
36 for (addr = start; (addr <= end) && (addr >= start);
37 addr += CONFIG_SYS_CACHELINE_SIZE) {
e39cd81c
DL
38 asm volatile("dcbst 0,%0" : : "r" (addr) : "memory");
39 WATCHDOG_RESET();
affae2bf 40 }
e39cd81c
DL
41 /* wait for all dcbst to complete on bus */
42 asm volatile("sync" : : : "memory");
43
bced7cce
KG
44 for (addr = start; (addr <= end) && (addr >= start);
45 addr += CONFIG_SYS_CACHELINE_SIZE) {
e39cd81c
DL
46 asm volatile("icbi 0,%0" : : "r" (addr) : "memory");
47 WATCHDOG_RESET();
48 }
49 asm volatile("sync" : : : "memory");
50 /* flush prefetch queue */
51 asm volatile("isync" : : : "memory");
0db5bca8 52#endif
affae2bf 53}
This page took 0.149335 seconds and 4 git commands to generate.