]> Git Repo - J-u-boot.git/blame - README
rockchip: rk3399-gru: Include pinctrl and regulators in SPL
[J-u-boot.git] / README
CommitLineData
83d290c5 1# SPDX-License-Identifier: GPL-2.0+
c609719b 2#
eca3aeb3 3# (C) Copyright 2000 - 2013
c609719b 4# Wolfgang Denk, DENX Software Engineering, [email protected].
c609719b
WD
5
6Summary:
7========
8
24ee89b9 9This directory contains the source code for U-Boot, a boot loader for
e86e5a07
WD
10Embedded boards based on PowerPC, ARM, MIPS and several other
11processors, which can be installed in a boot ROM and used to
12initialize and test the hardware or to download and run application
13code.
c609719b
WD
14
15The development of U-Boot is closely related to Linux: some parts of
24ee89b9
WD
16the source code originate in the Linux source tree, we have some
17header files in common, and special provision has been made to
c609719b
WD
18support booting of Linux images.
19
20Some attention has been paid to make this software easily
21configurable and extendable. For instance, all monitor commands are
22implemented with the same call interface, so that it's very easy to
23add new commands. Also, instead of permanently adding rarely used
24code (for instance hardware test utilities) to the monitor, you can
25load and run it dynamically.
26
27
28Status:
29=======
30
0c4759fb
HS
31In general, all boards for which a default configuration file exists in the
32configs/ directory have been tested to some extent and can be considered
c609719b
WD
33"working". In fact, many of them are used in production systems.
34
0c4759fb 35In case of problems you can use
c609719b 36
0c4759fb 37 scripts/get_maintainer.pl <path>
adb9d851 38
0c4759fb
HS
39to identify the people or companies responsible for various boards and
40subsystems. Or have a look at the git log.
adb9d851 41
c609719b
WD
42
43Where to get help:
44==================
45
24ee89b9 46In case you have questions about, problems with or contributions for
7207b366 47U-Boot, you should send a message to the U-Boot mailing list at
0c32565f
PT
48<[email protected]>. There is also an archive of previous traffic
49on the mailing list - please search the archive before asking FAQ's.
6681bbb5
NH
50Please see https://lists.denx.de/pipermail/u-boot and
51https://marc.info/?l=u-boot
c609719b 52
218ca724
WD
53Where to get source code:
54=========================
55
7207b366 56The U-Boot source code is maintained in the Git repository at
a3bbd0b9
HS
57https://source.denx.de/u-boot/u-boot.git ; you can browse it online at
58https://source.denx.de/u-boot/u-boot
218ca724 59
c4bd51e2 60The "Tags" links on this page allow you to download tarballs of
11ccc33f 61any version you might be interested in. Official releases are also
c4bd51e2
NH
62available from the DENX file server through HTTPS or FTP.
63https://ftp.denx.de/pub/u-boot/
64ftp://ftp.denx.de/pub/u-boot/
218ca724
WD
65
66
c609719b
WD
67Where we come from:
68===================
69
70- start from 8xxrom sources
047f6ec0 71- create PPCBoot project (https://sourceforge.net/projects/ppcboot)
c609719b
WD
72- clean up code
73- make it easier to add custom boards
74- make it possible to add other [PowerPC] CPUs
75- extend functions, especially:
76 * Provide extended interface to Linux boot loader
77 * S-Record download
78 * network boot
9e5616de 79 * ATA disk / SCSI ... boot
047f6ec0 80- create ARMBoot project (https://sourceforge.net/projects/armboot)
c609719b 81- add other CPU families (starting with ARM)
047f6ec0
NH
82- create U-Boot project (https://sourceforge.net/projects/u-boot)
83- current project page: see https://www.denx.de/wiki/U-Boot
24ee89b9
WD
84
85
86Names and Spelling:
87===================
88
89The "official" name of this project is "Das U-Boot". The spelling
90"U-Boot" shall be used in all written text (documentation, comments
91in source files etc.). Example:
92
93 This is the README file for the U-Boot project.
94
95File names etc. shall be based on the string "u-boot". Examples:
96
97 include/asm-ppc/u-boot.h
98
99 #include <asm/u-boot.h>
100
101Variable names, preprocessor constants etc. shall be either based on
102the string "u_boot" or on "U_BOOT". Example:
103
104 U_BOOT_VERSION u_boot_logo
105 IH_OS_U_BOOT u_boot_hush_start
c609719b
WD
106
107
c609719b
WD
108Software Configuration:
109=======================
110
c609719b
WD
111Selection of Processor Architecture and Board Type:
112---------------------------------------------------
113
114For all supported boards there are ready-to-use default
ab584d67 115configurations available; just type "make <board_name>_defconfig".
c609719b
WD
116
117Example: For a TQM823L module type:
118
119 cd u-boot
ab584d67 120 make TQM823L_defconfig
c609719b 121
7207b366
RD
122Note: If you're looking for the default configuration file for a board
123you're sure used to be there but is now missing, check the file
124doc/README.scrapyard for a list of no longer supported boards.
c609719b 125
75b3c3aa
SG
126Sandbox Environment:
127--------------------
128
129U-Boot can be built natively to run on a Linux host using the 'sandbox'
130board. This allows feature development which is not board- or architecture-
131specific to be undertaken on a native platform. The sandbox is also used to
132run some of U-Boot's tests.
133
cf69dc74 134See doc/arch/sandbox/sandbox.rst for more details.
75b3c3aa 135
c609719b
WD
136The following options need to be configured:
137
2628114e
KP
138- CPU Type: Define exactly one, e.g. CONFIG_MPC85XX.
139
140- Board Type: Define exactly one, e.g. CONFIG_MPC8540ADS.
6ccec449 141
66412c63 142- 85xx CPU Options:
ffd06e02
YS
143 CONFIG_SYS_PPC64
144
145 Specifies that the core is a 64-bit PowerPC implementation (implements
146 the "64" category of the Power ISA). This is necessary for ePAPR
147 compliance, among other possible reasons.
148
33eee330
SW
149 CONFIG_SYS_FSL_ERRATUM_A004510
150
151 Enables a workaround for erratum A004510. If set,
152 then CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV and
6cc04547 153 CFG_SYS_FSL_CORENET_SNOOPVEC_COREONLY must be set.
33eee330
SW
154
155 CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV
156 CONFIG_SYS_FSL_ERRATUM_A004510_SVR_REV2 (optional)
157
158 Defines one or two SoC revisions (low 8 bits of SVR)
159 for which the A004510 workaround should be applied.
160
161 The rest of SVR is either not relevant to the decision
162 of whether the erratum is present (e.g. p2040 versus
163 p2041) or is implied by the build target, which controls
164 whether CONFIG_SYS_FSL_ERRATUM_A004510 is set.
165
166 See Freescale App Note 4493 for more information about
167 this erratum.
168
6cc04547 169 CFG_SYS_FSL_CORENET_SNOOPVEC_COREONLY
33eee330
SW
170
171 This is the value to write into CCSR offset 0x18600
172 according to the A004510 workaround.
173
b135991a
PJ
174 CONFIG_SYS_FSL_SINGLE_SOURCE_CLK
175 Single Source Clock is clocking mode present in some of FSL SoC's.
176 In this mode, a single differential clock is used to supply
177 clocks to the sysclock, ddrclock and usbclock.
178
6cb461b4 179- Generic CPU options:
6cb461b4 180
5614e71b
YS
181 CONFIG_SYS_FSL_DDR
182 Freescale DDR driver in use. This type of DDR controller is
1c58857a 183 found in mpc83xx, mpc85xx as well as some ARM core SoCs.
5614e71b 184
6cc04547 185 CFG_SYS_FSL_DDR_ADDR
5614e71b
YS
186 Freescale DDR memory-mapped register base.
187
1c40707e
PK
188 CONFIG_SYS_FSL_IFC_CLK_DIV
189 Defines divider of platform clock(clock input to IFC controller).
190
add63f94
PK
191 CONFIG_SYS_FSL_LBC_CLK_DIV
192 Defines divider of platform clock(clock input to eLBC controller).
193
6cc04547 194 CFG_SYS_FSL_DDR_SDRAM_BASE_PHY
6b9e309a 195 Physical address from the view of DDR controllers. It is the
65cc0e2a 196 same as CFG_SYS_DDR_SDRAM_BASE for all Power SoCs. But
6b9e309a
YS
197 it could be different for ARM SoCs.
198
b67d8816 199- ARM options:
65cc0e2a 200 CFG_SYS_EXCEPTION_VECTORS_HIGH
b67d8816
CR
201
202 Select high exception vectors of the ARM core, e.g., do not
203 clear the V bit of the c1 register of CP15.
204
207774b2
YS
205 COUNTER_FREQUENCY
206 Generic timer clock source frequency.
207
208 COUNTER_FREQUENCY_REAL
209 Generic timer clock source frequency if the real clock is
210 different from COUNTER_FREQUENCY, and can only be determined
211 at run time.
212
5da627a4 213- Linux Kernel Interface:
fec6d9ee 214 CONFIG_OF_LIBFDT
f57f70aa
WD
215
216 New kernel versions are expecting firmware settings to be
213bf8c8
GVB
217 passed using flattened device trees (based on open firmware
218 concepts).
219
220 CONFIG_OF_LIBFDT
221 * New libfdt-based support
222 * Adds the "fdt" command
3bb342fc 223 * The bootm command automatically updates the fdt
213bf8c8 224
f57f70aa
WD
225 OF_TBCLK - The timebase frequency.
226
11ccc33f
MZ
227 boards with QUICC Engines require OF_QE to set UCC MAC
228 addresses
3bb342fc 229
3887c3fb
HS
230 CONFIG_OF_IDE_FIXUP
231
232 U-Boot can detect if an IDE device is present or not.
233 If not, and this new config option is activated, U-Boot
234 removes the ATA node from the DTS before booting Linux,
235 so the Linux IDE driver does not probe the device and
236 crash. This is needed for buggy hardware (uc101) where
237 no pull down resistor is connected to the signal IDE5V_DD7.
238
0b2f4eca
NG
239- vxWorks boot parameters:
240
241 bootvx constructs a valid bootline using the following
9e98b7e3
BM
242 environments variables: bootdev, bootfile, ipaddr, netmask,
243 serverip, gatewayip, hostname, othbootargs.
0b2f4eca
NG
244 It loads the vxWorks image pointed bootfile.
245
81a05d9b 246 Note: If a "bootargs" environment is defined, it will override
0b2f4eca
NG
247 the defaults discussed just above.
248
93bc2193 249- Cache Configuration for ARM:
65cc0e2a 250 CFG_SYS_PL310_BASE - Physical base address of PL310
93bc2193
A
251 controller register space
252
6705d81e 253- Serial Ports:
f410d0ac 254 CFG_PL011_CLOCK
6705d81e
WD
255
256 If you have Amba PrimeCell PL011 UARTs, set this variable to
257 the clock speed of the UARTs.
258
b861574b 259 CFG_PL01x_PORTS
6705d81e
WD
260
261 If you have Amba PrimeCell PL010 or PL011 UARTs on your board,
262 define this to a list of base addresses for each (supported)
263 port. See e.g. include/configs/versatile.h
264
d57dee57
KM
265 CONFIG_SERIAL_HW_FLOW_CONTROL
266
267 Define this variable to enable hw flow control in serial driver.
268 Current user of this option is drivers/serial/nsl16550.c driver
6705d81e 269
302a6487
SG
270- Removal of commands
271 If no commands are needed to boot, you can disable
272 CONFIG_CMDLINE to remove them. In this case, the command line
273 will not be available, and when U-Boot wants to execute the
274 boot command (on start-up) it will call board_run_command()
275 instead. This can reduce image size significantly for very
276 simple boot procedures.
277
a5ecbe62
WD
278- Regular expression support:
279 CONFIG_REGEX
93e14596
WD
280 If this variable is defined, U-Boot is linked against
281 the SLRE (Super Light Regular Expression) library,
282 which adds regex support to some commands, as for
283 example "env grep" and "setexpr".
a5ecbe62 284
c609719b 285- Watchdog:
6e7df1d1 286 CFG_SYS_WATCHDOG_FREQ
933ada56
RV
287 Some platforms automatically call WATCHDOG_RESET()
288 from the timer interrupt handler every
6e7df1d1 289 CFG_SYS_WATCHDOG_FREQ interrupts. If not set by the
933ada56 290 board configuration file, a default of CONFIG_SYS_HZ/2
6e7df1d1 291 (i.e. 500) is used. Setting CFG_SYS_WATCHDOG_FREQ
933ada56
RV
292 to 0 disables calling WATCHDOG_RESET() from the timer
293 interrupt.
294
e92739d3 295- GPIO Support:
65cc0e2a 296 The CFG_SYS_I2C_PCA953X_WIDTH option specifies a list of
5dec49ca
CP
297 chip-ngpio pairs that tell the PCA953X driver the number of
298 pins supported by a particular chip.
299
e92739d3
PT
300 Note that if the GPIO device uses I2C, then the I2C interface
301 must also be configured. See I2C Support, below.
302
aa53233a
SG
303- I/O tracing:
304 When CONFIG_IO_TRACE is selected, U-Boot intercepts all I/O
305 accesses and can checksum them or write a list of them out
306 to memory. See the 'iotrace' command for details. This is
307 useful for testing device drivers since it can confirm that
308 the driver behaves the same way before and after a code
309 change. Currently this is supported on sandbox and arm. To
310 add support for your architecture, add '#include <iotrace.h>'
311 to the bottom of arch/<arch>/include/asm/io.h and test.
312
313 Example output from the 'iotrace stats' command is below.
314 Note that if the trace buffer is exhausted, the checksum will
315 still continue to operate.
316
317 iotrace is enabled
318 Start: 10000000 (buffer start address)
319 Size: 00010000 (buffer size)
320 Offset: 00000120 (current buffer offset)
321 Output: 10000120 (start + offset)
322 Count: 00000018 (number of trace records)
323 CRC32: 9526fb66 (CRC32 of all trace records)
324
c609719b
WD
325- Timestamp Support:
326
43d9616c
WD
327 When CONFIG_TIMESTAMP is selected, the timestamp
328 (date and time) of an image is printed by image
329 commands like bootm or iminfo. This option is
602ad3b3 330 automatically enabled when you select CONFIG_CMD_DATE .
c609719b 331
923c46f9
KP
332- Partition Labels (disklabels) Supported:
333 Zero or more of the following:
334 CONFIG_MAC_PARTITION Apple's MacOS partition table.
923c46f9
KP
335 CONFIG_ISO_PARTITION ISO partition table, used on CDROM etc.
336 CONFIG_EFI_PARTITION GPT partition table, common when EFI is the
337 bootloader. Note 2TB partition limit; see
338 disk/part_efi.c
c649e3c9 339 CONFIG_SCSI) you must configure support for at
923c46f9 340 least one non-MTD partition type as well.
c609719b 341
c609719b 342- NETWORK Support (PCI):
ce5207e1
KM
343 CONFIG_E1000_SPI
344 Utility code for direct access to the SPI bus on Intel 8257x.
345 This does not do anything useful unless you set at least one
346 of CONFIG_CMD_E1000 or CONFIG_E1000_SPI_GENERIC.
347
c609719b
WD
348 CONFIG_NATSEMI
349 Support for National dp83815 chips.
350
351 CONFIG_NS8382X
352 Support for National dp8382[01] gigabit chips.
353
45219c46 354- NETWORK Support (other):
efdd7319
RH
355 CONFIG_CALXEDA_XGMAC
356 Support for the Calxeda XGMAC device
357
3bb46d23 358 CONFIG_LAN91C96
45219c46
WD
359 Support for SMSC's LAN91C96 chips.
360
45219c46
WD
361 CONFIG_LAN91C96_USE_32_BIT
362 Define this to enable 32 bit addressing
363
6e7df1d1 364 CFG_SYS_DAVINCI_EMAC_PHY_COUNT
dc02bada
HS
365 Define this if you have more then 3 PHYs.
366
b3dbf4a5
ML
367 CONFIG_FTGMAC100
368 Support for Faraday's FTGMAC100 Gigabit SoC Ethernet
369
370 CONFIG_FTGMAC100_EGIGA
371 Define this to use GE link update with gigabit PHY.
372 Define this if FTGMAC100 is connected to gigabit PHY.
373 If your system has 10/100 PHY only, it might not occur
374 wrong behavior. Because PHY usually return timeout or
375 useless data when polling gigabit status and gigabit
376 control registers. This behavior won't affect the
377 correctnessof 10/100 link speed update.
378
3d0075fa
YS
379 CONFIG_SH_ETHER
380 Support for Renesas on-chip Ethernet controller
381
97148cb6 382 CFG_SH_ETHER_USE_PORT
3d0075fa
YS
383 Define the number of ports to be used
384
7c480bab 385 CFG_SH_ETHER_PHY_ADDR
3d0075fa
YS
386 Define the ETH PHY's address
387
ff53ecc3 388 CFG_SH_ETHER_CACHE_WRITEBACK
68260aab
YS
389 If this option is set, the driver enables cache flush.
390
5e124724 391- TPM Support:
90899cc0
CC
392 CONFIG_TPM
393 Support TPM devices.
394
0766ad2f
CR
395 CONFIG_TPM_TIS_INFINEON
396 Support for Infineon i2c bus TPM devices. Only one device
1b393db5
TWHT
397 per system is supported at this time.
398
1b393db5
TWHT
399 CONFIG_TPM_TIS_I2C_BURST_LIMITATION
400 Define the burst count bytes upper limit
401
3aa74088
CR
402 CONFIG_TPM_ST33ZP24
403 Support for STMicroelectronics TPM devices. Requires DM_TPM support.
404
405 CONFIG_TPM_ST33ZP24_I2C
406 Support for STMicroelectronics ST33ZP24 I2C devices.
407 Requires TPM_ST33ZP24 and I2C.
408
b75fdc11
CR
409 CONFIG_TPM_ST33ZP24_SPI
410 Support for STMicroelectronics ST33ZP24 SPI devices.
411 Requires TPM_ST33ZP24 and SPI.
412
c01939c7
DE
413 CONFIG_TPM_ATMEL_TWI
414 Support for Atmel TWI TPM device. Requires I2C support.
415
90899cc0 416 CONFIG_TPM_TIS_LPC
5e124724
VB
417 Support for generic parallel port TPM devices. Only one device
418 per system is supported at this time.
419
be6c1529
RP
420 CONFIG_TPM
421 Define this to enable the TPM support library which provides
422 functional interfaces to some TPM commands.
423 Requires support for a TPM device.
424
425 CONFIG_TPM_AUTH_SESSIONS
426 Define this to enable authorized functions in the TPM library.
427 Requires CONFIG_TPM and CONFIG_SHA1.
428
c609719b
WD
429- USB Support:
430 At the moment only the UHCI host controller is
064b55cf 431 supported (PIP405, MIP405); define
c609719b
WD
432 CONFIG_USB_UHCI to enable it.
433 define CONFIG_USB_KEYBOARD to enable the USB Keyboard
30d56fae 434 and define CONFIG_USB_STORAGE to enable the USB
c609719b
WD
435 storage devices.
436 Note:
437 Supported are USB Keyboards and USB Floppy drives
438 (TEAC FD-05PUB).
4d13cbad 439
6e9e0626
OT
440 CONFIG_USB_DWC2_REG_ADDR the physical CPU address of the DWC2
441 HW module registers.
442
16c8d5e7
WD
443- USB Device:
444 Define the below if you wish to use the USB console.
445 Once firmware is rebuilt from a serial console issue the
446 command "setenv stdin usbtty; setenv stdout usbtty" and
11ccc33f 447 attach your USB cable. The Unix command "dmesg" should print
16c8d5e7
WD
448 it has found a new device. The environment variable usbtty
449 can be set to gserial or cdc_acm to enable your device to
386eda02 450 appear to a USB host as a Linux gserial device or a
16c8d5e7
WD
451 Common Device Class Abstract Control Model serial device.
452 If you select usbtty = gserial you should be able to enumerate
453 a Linux host by
454 # modprobe usbserial vendor=0xVendorID product=0xProductID
455 else if using cdc_acm, simply setting the environment
456 variable usbtty to be cdc_acm should suffice. The following
457 might be defined in YourBoardName.h
386eda02 458
386eda02 459 If you have a USB-IF assigned VendorID then you may wish to
16c8d5e7 460 define your own vendor specific values either in BoardName.h
386eda02 461 or directly in usbd_vendor_info.h. If you don't define
16c8d5e7
WD
462 CONFIG_USBD_MANUFACTURER, CONFIG_USBD_PRODUCT_NAME,
463 CONFIG_USBD_VENDORID and CONFIG_USBD_PRODUCTID, then U-Boot
464 should pretend to be a Linux device to it's target host.
465
466 CONFIG_USBD_MANUFACTURER
467 Define this string as the name of your company for
468 - CONFIG_USBD_MANUFACTURER "my company"
386eda02 469
16c8d5e7
WD
470 CONFIG_USBD_PRODUCT_NAME
471 Define this string as the name of your product
472 - CONFIG_USBD_PRODUCT_NAME "acme usb device"
473
474 CONFIG_USBD_VENDORID
475 Define this as your assigned Vendor ID from the USB
476 Implementors Forum. This *must* be a genuine Vendor ID
477 to avoid polluting the USB namespace.
478 - CONFIG_USBD_VENDORID 0xFFFF
386eda02 479
16c8d5e7
WD
480 CONFIG_USBD_PRODUCTID
481 Define this as the unique Product ID
482 for your device
483 - CONFIG_USBD_PRODUCTID 0xFFFF
4d13cbad 484
d70a560f
IG
485- ULPI Layer Support:
486 The ULPI (UTMI Low Pin (count) Interface) PHYs are supported via
487 the generic ULPI layer. The generic layer accesses the ULPI PHY
488 via the platform viewport, so you need both the genric layer and
489 the viewport enabled. Currently only Chipidea/ARC based
490 viewport is supported.
491 To enable the ULPI layer support, define CONFIG_USB_ULPI and
492 CONFIG_USB_ULPI_VIEWPORT in your board configuration file.
6d365ea0 493 If your ULPI phy needs a different reference clock than the
6e7df1d1 494 standard 24 MHz then you have to define CFG_ULPI_REF_CLK to
6d365ea0 495 the appropriate value in Hz.
c609719b 496
71f95118 497- MMC Support:
afb35666
YS
498 CONFIG_SH_MMCIF
499 Support for Renesas on-chip MMCIF controller
500
501 CONFIG_SH_MMCIF_ADDR
502 Define the base address of MMCIF registers
503
504 CONFIG_SH_MMCIF_CLK
505 Define the clock frequency for MMCIF
506
b3ba6e94 507- USB Device Firmware Update (DFU) class support:
bb4059a5 508 CONFIG_DFU_OVER_USB
b3ba6e94
TR
509 This enables the USB portion of the DFU USB class
510
c6631764
PA
511 CONFIG_DFU_NAND
512 This enables support for exposing NAND devices via DFU.
513
a9479f04
AM
514 CONFIG_DFU_RAM
515 This enables support for exposing RAM via DFU.
516 Note: DFU spec refer to non-volatile memory usage, but
517 allow usages beyond the scope of spec - here RAM usage,
518 one that would help mostly the developer.
519
e7e75c70
HS
520 CONFIG_SYS_DFU_DATA_BUF_SIZE
521 Dfu transfer uses a buffer before writing data to the
522 raw storage device. Make the size (in bytes) of this buffer
523 configurable. The size of this buffer is also configurable
524 through the "dfu_bufsiz" environment variable.
525
ea2453d5
PA
526 CONFIG_SYS_DFU_MAX_FILE_SIZE
527 When updating files rather than the raw storage device,
528 we use a static buffer to copy the file into and then write
529 the buffer once we've been given the whole file. Define
530 this to the maximum filesize (in bytes) for the buffer.
531 Default is 4 MiB if undefined.
532
001a8319
HS
533 DFU_DEFAULT_POLL_TIMEOUT
534 Poll timeout [ms], is the timeout a device can send to the
535 host. The host must wait for this timeout before sending
536 a subsequent DFU_GET_STATUS request to the device.
537
538 DFU_MANIFEST_POLL_TIMEOUT
539 Poll timeout [ms], which the device sends to the host when
540 entering dfuMANIFEST state. Host waits this timeout, before
541 sending again an USB request to the device.
542
c609719b 543- Keyboard Support:
39f615ed
SG
544 See Kconfig help for available keyboard drivers.
545
17ea1177 546- MII/PHY support:
17ea1177
WD
547 CONFIG_PHY_CLOCK_FREQ (ppc4xx)
548
549 The clock frequency of the MII bus
550
17ea1177
WD
551 CONFIG_PHY_CMD_DELAY (ppc4xx)
552
553 Some PHY like Intel LXT971A need extra delay after
554 command issued before MII status register can be read
555
c609719b
WD
556- BOOTP Recovery Mode:
557 CONFIG_BOOTP_RANDOM_DELAY
558
559 If you have many targets in a network that try to
560 boot using BOOTP, you may want to avoid that all
561 systems send out BOOTP requests at precisely the same
562 moment (which would happen for instance at recovery
563 from a power failure, when all systems will try to
564 boot, thus flooding the BOOTP server. Defining
565 CONFIG_BOOTP_RANDOM_DELAY causes a random delay to be
566 inserted before sending out BOOTP requests. The
6c33c785 567 following delays are inserted then:
c609719b
WD
568
569 1st BOOTP request: delay 0 ... 1 sec
570 2nd BOOTP request: delay 0 ... 2 sec
571 3rd BOOTP request: delay 0 ... 4 sec
572 4th and following
573 BOOTP requests: delay 0 ... 8 sec
574
6e7df1d1 575 CFG_BOOTP_ID_CACHE_SIZE
92ac8acc
TR
576
577 BOOTP packets are uniquely identified using a 32-bit ID. The
578 server will copy the ID from client requests to responses and
579 U-Boot will use this to determine if it is the destination of
580 an incoming response. Some servers will check that addresses
581 aren't in use before handing them out (usually using an ARP
582 ping) and therefore take up to a few hundred milliseconds to
583 respond. Network congestion may also influence the time it
584 takes for a response to make it back to the client. If that
585 time is too long, U-Boot will retransmit requests. In order
586 to allow earlier responses to still be accepted after these
587 retransmissions, U-Boot's BOOTP client keeps a small cache of
6e7df1d1 588 IDs. The CFG_BOOTP_ID_CACHE_SIZE controls the size of this
92ac8acc
TR
589 cache. The default is to keep IDs for up to four outstanding
590 requests. Increasing this will allow U-Boot to accept offers
591 from a BOOTP client in networks with unusually high latency.
592
fe389a82 593- DHCP Advanced Options:
2c00e099 594
d22c338e
JH
595 - Link-local IP address negotiation:
596 Negotiate with other link-local clients on the local network
597 for an address that doesn't require explicit configuration.
598 This is especially useful if a DHCP server cannot be guaranteed
599 to exist in all environments that the device must operate.
600
601 See doc/README.link-local for more information.
602
24acb83d
PK
603 - MAC address from environment variables
604
605 FDT_SEQ_MACADDR_FROM_ENV
606
607 Fix-up device tree with MAC addresses fetched sequentially from
608 environment variables. This config work on assumption that
609 non-usable ethernet node of device-tree are either not present
610 or their status has been marked as "disabled".
611
a3d991bd 612 - CDP Options:
6e592385 613 CONFIG_CDP_DEVICE_ID
a3d991bd
WD
614
615 The device id used in CDP trigger frames.
616
617 CONFIG_CDP_DEVICE_ID_PREFIX
618
619 A two character string which is prefixed to the MAC address
620 of the device.
621
622 CONFIG_CDP_PORT_ID
623
624 A printf format string which contains the ascii name of
625 the port. Normally is set to "eth%d" which sets
11ccc33f 626 eth0 for the first Ethernet, eth1 for the second etc.
a3d991bd
WD
627
628 CONFIG_CDP_CAPABILITIES
629
630 A 32bit integer which indicates the device capabilities;
631 0x00000010 for a normal host which does not forwards.
632
633 CONFIG_CDP_VERSION
634
635 An ascii string containing the version of the software.
636
637 CONFIG_CDP_PLATFORM
638
639 An ascii string containing the name of the platform.
640
641 CONFIG_CDP_TRIGGER
642
643 A 32bit integer sent on the trigger.
644
645 CONFIG_CDP_POWER_CONSUMPTION
646
647 A 16bit integer containing the power consumption of the
648 device in .1 of milliwatts.
649
650 CONFIG_CDP_APPLIANCE_VLAN_TYPE
651
652 A byte containing the id of the VLAN.
653
79267edd 654- Status LED: CONFIG_LED_STATUS
c609719b
WD
655
656 Several configurations allow to display the current
657 status using a LED. For instance, the LED will blink
658 fast while running U-Boot code, stop blinking as
659 soon as a reply to a BOOTP request was received, and
660 start blinking slow once the Linux kernel is running
661 (supported by a status LED driver in the Linux
79267edd 662 kernel). Defining CONFIG_LED_STATUS enables this
c609719b
WD
663 feature in U-Boot.
664
1df7bbba
IG
665 Additional options:
666
79267edd 667 CONFIG_LED_STATUS_GPIO
1df7bbba
IG
668 The status LED can be connected to a GPIO pin.
669 In such cases, the gpio_led driver can be used as a
79267edd 670 status LED backend implementation. Define CONFIG_LED_STATUS_GPIO
1df7bbba
IG
671 to include the gpio_led driver in the U-Boot binary.
672
6e7df1d1 673 CFG_GPIO_LED_INVERTED_TABLE
9dfdcdfe
IG
674 Some GPIO connected LEDs may have inverted polarity in which
675 case the GPIO high value corresponds to LED off state and
676 GPIO low value corresponds to LED on state.
6e7df1d1 677 In such cases CFG_GPIO_LED_INVERTED_TABLE may be defined
9dfdcdfe
IG
678 with a list of GPIO LEDs that have inverted polarity.
679
55dabcc8 680- I2C Support:
cdc5ed8f 681 CFG_SYS_NUM_I2C_BUSES
945a18e6 682 Hold the number of i2c buses you want to use.
3f4978c7 683
65cc0e2a 684 CFG_SYS_I2C_BUSES
710b9c89 685 hold a list of buses you want to use
3f4978c7 686
65cc0e2a 687 CFG_SYS_I2C_BUSES {{0, {I2C_NULL_HOP}}, \
3f4978c7
HS
688 {0, {{I2C_MUX_PCA9547, 0x70, 1}}}, \
689 {0, {{I2C_MUX_PCA9547, 0x70, 2}}}, \
690 {0, {{I2C_MUX_PCA9547, 0x70, 3}}}, \
691 {0, {{I2C_MUX_PCA9547, 0x70, 4}}}, \
692 {0, {{I2C_MUX_PCA9547, 0x70, 5}}}, \
693 {1, {I2C_NULL_HOP}}, \
694 {1, {{I2C_MUX_PCA9544, 0x72, 1}}}, \
695 {1, {{I2C_MUX_PCA9544, 0x72, 2}}}, \
696 }
697
698 which defines
699 bus 0 on adapter 0 without a mux
ea818dbb
HS
700 bus 1 on adapter 0 with a PCA9547 on address 0x70 port 1
701 bus 2 on adapter 0 with a PCA9547 on address 0x70 port 2
702 bus 3 on adapter 0 with a PCA9547 on address 0x70 port 3
703 bus 4 on adapter 0 with a PCA9547 on address 0x70 port 4
704 bus 5 on adapter 0 with a PCA9547 on address 0x70 port 5
3f4978c7 705 bus 6 on adapter 1 without a mux
ea818dbb
HS
706 bus 7 on adapter 1 with a PCA9544 on address 0x72 port 1
707 bus 8 on adapter 1 with a PCA9544 on address 0x72 port 2
3f4978c7
HS
708
709 If you do not have i2c muxes on your board, omit this define.
710
ce3b5d69 711- Legacy I2C Support:
ea818dbb 712 If you use the software i2c interface (CONFIG_SYS_I2C_SOFT)
b37c7e5e
WD
713 then the following macros need to be defined (examples are
714 from include/configs/lwmon.h):
c609719b
WD
715
716 I2C_INIT
717
b37c7e5e 718 (Optional). Any commands necessary to enable the I2C
43d9616c 719 controller or configure ports.
c609719b 720
ba56f625 721 eg: #define I2C_INIT (immr->im_cpm.cp_pbdir |= PB_SCL)
b37c7e5e 722
c609719b
WD
723 I2C_ACTIVE
724
725 The code necessary to make the I2C data line active
726 (driven). If the data line is open collector, this
727 define can be null.
728
b37c7e5e
WD
729 eg: #define I2C_ACTIVE (immr->im_cpm.cp_pbdir |= PB_SDA)
730
c609719b
WD
731 I2C_TRISTATE
732
733 The code necessary to make the I2C data line tri-stated
734 (inactive). If the data line is open collector, this
735 define can be null.
736
b37c7e5e
WD
737 eg: #define I2C_TRISTATE (immr->im_cpm.cp_pbdir &= ~PB_SDA)
738
c609719b
WD
739 I2C_READ
740
472d5460
YS
741 Code that returns true if the I2C data line is high,
742 false if it is low.
c609719b 743
b37c7e5e
WD
744 eg: #define I2C_READ ((immr->im_cpm.cp_pbdat & PB_SDA) != 0)
745
c609719b
WD
746 I2C_SDA(bit)
747
472d5460
YS
748 If <bit> is true, sets the I2C data line high. If it
749 is false, it clears it (low).
c609719b 750
b37c7e5e 751 eg: #define I2C_SDA(bit) \
2535d602 752 if(bit) immr->im_cpm.cp_pbdat |= PB_SDA; \
ba56f625 753 else immr->im_cpm.cp_pbdat &= ~PB_SDA
b37c7e5e 754
c609719b
WD
755 I2C_SCL(bit)
756
472d5460
YS
757 If <bit> is true, sets the I2C clock line high. If it
758 is false, it clears it (low).
c609719b 759
b37c7e5e 760 eg: #define I2C_SCL(bit) \
2535d602 761 if(bit) immr->im_cpm.cp_pbdat |= PB_SCL; \
ba56f625 762 else immr->im_cpm.cp_pbdat &= ~PB_SCL
b37c7e5e 763
c609719b
WD
764 I2C_DELAY
765
766 This delay is invoked four times per clock cycle so this
767 controls the rate of data transfer. The data rate thus
b37c7e5e 768 is 1 / (I2C_DELAY * 4). Often defined to be something
945af8d7
WD
769 like:
770
b37c7e5e 771 #define I2C_DELAY udelay(2)
c609719b 772
793b5726
MF
773 CONFIG_SOFT_I2C_GPIO_SCL / CONFIG_SOFT_I2C_GPIO_SDA
774
775 If your arch supports the generic GPIO framework (asm/gpio.h),
776 then you may alternatively define the two GPIOs that are to be
777 used as SCL / SDA. Any of the previous I2C_xxx macros will
778 have GPIO-based defaults assigned to them as appropriate.
779
780 You should define these to the GPIO value as given directly to
781 the generic GPIO functions.
782
65cc0e2a 783 CFG_SYS_I2C_NOPROBES
bb99ad6d
BW
784
785 This option specifies a list of I2C devices that will be skipped
1353b25e 786 when the 'i2c probe' command is issued.
bb99ad6d
BW
787
788 e.g.
65cc0e2a 789 #define CFG_SYS_I2C_NOPROBES {0x50,0x68}
bb99ad6d
BW
790
791 will skip addresses 0x50 and 0x68 on a board with one I2C bus
792
2ac6985a
AD
793 CONFIG_SOFT_I2C_READ_REPEATED_START
794
795 defining this will force the i2c_read() function in
796 the soft_i2c driver to perform an I2C repeated start
797 between writing the address pointer and reading the
798 data. If this define is omitted the default behaviour
799 of doing a stop-start sequence will be used. Most I2C
800 devices can use either method, but some require one or
801 the other.
be5e6181 802
c609719b
WD
803- SPI Support: CONFIG_SPI
804
805 Enables SPI driver (so far only tested with
806 SPI EEPROM, also an instance works with Crystal A/D and
807 D/As on the SACSng board)
808
6e7df1d1 809 CFG_SYS_SPI_MXC_WAIT
f659b573
HS
810 Timeout for waiting until spi transfer completed.
811 default: (CONFIG_SYS_HZ/100) /* 10 ms */
812
0133502e 813- FPGA Support: CONFIG_FPGA
c609719b 814
0133502e
MF
815 Enables FPGA subsystem.
816
817 CONFIG_FPGA_<vendor>
818
819 Enables support for specific chip vendors.
820 (ALTERA, XILINX)
c609719b 821
0133502e 822 CONFIG_FPGA_<family>
c609719b 823
0133502e
MF
824 Enables support for FPGA family.
825 (SPARTAN2, SPARTAN3, VIRTEX2, CYCLONE2, ACEX1K, ACEX)
826
6d0f6bcf 827 CONFIG_SYS_FPGA_CHECK_BUSY
c609719b 828
43d9616c
WD
829 Enable checks on FPGA configuration interface busy
830 status by the configuration function. This option
831 will require a board or device specific function to
832 be written.
c609719b 833
72fc2645 834 CFG_FPGA_DELAY
c609719b
WD
835
836 If defined, a function that provides delays in the FPGA
837 configuration driver.
838
6e7df1d1 839 CFG_SYS_FPGA_CHECK_ERROR
c609719b 840
43d9616c
WD
841 Check for configuration errors during FPGA bitfile
842 loading. For example, abort during Virtex II
843 configuration if the INIT_B line goes low (which
844 indicated a CRC error).
c609719b 845
65cc0e2a 846 CFG_SYS_FPGA_WAIT_INIT
c609719b 847
b445bbb4
JM
848 Maximum time to wait for the INIT_B line to de-assert
849 after PROB_B has been de-asserted during a Virtex II
43d9616c 850 FPGA configuration sequence. The default time is 500
11ccc33f 851 ms.
c609719b 852
65cc0e2a 853 CFG_SYS_FPGA_WAIT_BUSY
c609719b 854
b445bbb4 855 Maximum time to wait for BUSY to de-assert during
11ccc33f 856 Virtex II FPGA configuration. The default is 5 ms.
c609719b 857
65cc0e2a 858 CFG_SYS_FPGA_WAIT_CONFIG
c609719b 859
43d9616c 860 Time to wait after FPGA configuration. The default is
11ccc33f 861 200 ms.
c609719b 862
c609719b
WD
863- Vendor Parameter Protection:
864
43d9616c
WD
865 U-Boot considers the values of the environment
866 variables "serial#" (Board Serial Number) and
7152b1d0 867 "ethaddr" (Ethernet Address) to be parameters that
43d9616c
WD
868 are set once by the board vendor / manufacturer, and
869 protects these variables from casual modification by
870 the user. Once set, these variables are read-only,
871 and write or delete attempts are rejected. You can
11ccc33f 872 change this behaviour:
c609719b
WD
873
874 If CONFIG_ENV_OVERWRITE is #defined in your config
875 file, the write protection for vendor parameters is
47cd00fa 876 completely disabled. Anybody can change or delete
c609719b
WD
877 these parameters.
878
2598090b
JH
879 The same can be accomplished in a more flexible way
880 for any variable by configuring the type of access
881 to allow for those variables in the ".flags" variable
acf29d8c 882 or define CFG_ENV_FLAGS_LIST_STATIC.
2598090b 883
c609719b 884- Protected RAM:
7c5c137c 885 CFG_PRAM
c609719b
WD
886
887 Define this variable to enable the reservation of
888 "protected RAM", i. e. RAM which is not overwritten
7c5c137c 889 by U-Boot. Define CFG_PRAM to hold the number of
c609719b
WD
890 kB you want to reserve for pRAM. You can overwrite
891 this default value by defining an environment
892 variable "pram" to the number of kB you want to
893 reserve. Note that the board info structure will
894 still show the full amount of RAM. If pRAM is
895 reserved, a new environment variable "mem" will
896 automatically be defined to hold the amount of
897 remaining RAM in a form that can be passed as boot
898 argument to Linux, for instance like that:
899
fe126d8b 900 setenv bootargs ... mem=\${mem}
c609719b
WD
901 saveenv
902
903 This way you can tell Linux not to use this memory,
904 either, which results in a memory region that will
905 not be affected by reboots.
906
907 *WARNING* If your board configuration uses automatic
908 detection of the RAM size, you must make sure that
909 this memory test is non-destructive. So far, the
910 following board configurations are known to be
911 "pRAM-clean":
912
5b8e76c3 913 IVMS8, IVML24, SPD8xx,
1b0757ec 914 HERMES, IP860, RPXlite, LWMON,
2eb48ff7 915 FLAGADM
c609719b
WD
916
917- Error Recovery:
c609719b
WD
918 Note:
919
8bde7f77
WD
920 In the current implementation, the local variables
921 space and global environment variables space are
922 separated. Local variables are those you define by
923 simply typing `name=value'. To access a local
924 variable later on, you have write `$name' or
925 `${name}'; to execute the contents of a variable
926 directly type `$name' at the command prompt.
c609719b 927
43d9616c
WD
928 Global environment variables are those you use
929 setenv/printenv to work with. To run a command stored
930 in such a variable, you need to use the run command,
931 and you must not use the '$' sign to access them.
c609719b
WD
932
933 To store commands and special characters in a
934 variable, please use double quotation marks
935 surrounding the whole text of the variable, instead
936 of the backslashes before semicolons and special
937 symbols.
938
a8c7c708 939- Default Environment:
0613c36a 940 CFG_EXTRA_ENV_SETTINGS
c609719b 941
43d9616c
WD
942 Define this to contain any number of null terminated
943 strings (variable = value pairs) that will be part of
7152b1d0 944 the default environment compiled into the boot image.
2262cfee 945
43d9616c
WD
946 For example, place something like this in your
947 board's config file:
c609719b 948
0613c36a 949 #define CFG_EXTRA_ENV_SETTINGS \
c609719b
WD
950 "myvar1=value1\0" \
951 "myvar2=value2\0"
952
43d9616c
WD
953 Warning: This method is based on knowledge about the
954 internal format how the environment is stored by the
955 U-Boot code. This is NOT an official, exported
956 interface! Although it is unlikely that this format
7152b1d0 957 will change soon, there is no guarantee either.
c609719b
WD
958 You better know what you are doing here.
959
43d9616c
WD
960 Note: overly (ab)use of the default environment is
961 discouraged. Make sure to check other ways to preset
74de7aef 962 the environment like the "source" command or the
43d9616c 963 boot command first.
c609719b 964
06fd8538
SG
965 CONFIG_DELAY_ENVIRONMENT
966
967 Normally the environment is loaded when the board is
b445bbb4 968 initialised so that it is available to U-Boot. This inhibits
06fd8538
SG
969 that so that the environment is not available until
970 explicitly loaded later by U-Boot code. With CONFIG_OF_CONTROL
971 this is instead controlled by the value of
972 /config/load-environment.
973
cccfc2ab
DZ
974- Automatic software updates via TFTP server
975 CONFIG_UPDATE_TFTP
976 CONFIG_UPDATE_TFTP_CNT_MAX
977 CONFIG_UPDATE_TFTP_MSEC_MAX
978
979 These options enable and control the auto-update feature;
980 for a more detailed description refer to doc/README.update.
981
982- MTD Support (mtdparts command, UBI support)
ff94bc40
HS
983 CONFIG_MTD_UBI_WL_THRESHOLD
984 This parameter defines the maximum difference between the highest
985 erase counter value and the lowest erase counter value of eraseblocks
986 of UBI devices. When this threshold is exceeded, UBI starts performing
987 wear leveling by means of moving data from eraseblock with low erase
988 counter to eraseblocks with high erase counter.
989
990 The default value should be OK for SLC NAND flashes, NOR flashes and
991 other flashes which have eraseblock life-cycle 100000 or more.
992 However, in case of MLC NAND flashes which typically have eraseblock
993 life-cycle less than 10000, the threshold should be lessened (e.g.,
994 to 128 or 256, although it does not have to be power of 2).
995
996 default: 4096
c654b517 997
ff94bc40
HS
998 CONFIG_MTD_UBI_BEB_LIMIT
999 This option specifies the maximum bad physical eraseblocks UBI
1000 expects on the MTD device (per 1024 eraseblocks). If the
1001 underlying flash does not admit of bad eraseblocks (e.g. NOR
1002 flash), this value is ignored.
1003
1004 NAND datasheets often specify the minimum and maximum NVM
1005 (Number of Valid Blocks) for the flashes' endurance lifetime.
1006 The maximum expected bad eraseblocks per 1024 eraseblocks
1007 then can be calculated as "1024 * (1 - MinNVB / MaxNVB)",
1008 which gives 20 for most NANDs (MaxNVB is basically the total
1009 count of eraseblocks on the chip).
1010
1011 To put it differently, if this value is 20, UBI will try to
1012 reserve about 1.9% of physical eraseblocks for bad blocks
1013 handling. And that will be 1.9% of eraseblocks on the entire
1014 NAND chip, not just the MTD partition UBI attaches. This means
1015 that if you have, say, a NAND flash chip admits maximum 40 bad
1016 eraseblocks, and it is split on two MTD partitions of the same
1017 size, UBI will reserve 40 eraseblocks when attaching a
1018 partition.
1019
1020 default: 20
1021
1022 CONFIG_MTD_UBI_FASTMAP
1023 Fastmap is a mechanism which allows attaching an UBI device
1024 in nearly constant time. Instead of scanning the whole MTD device it
1025 only has to locate a checkpoint (called fastmap) on the device.
1026 The on-flash fastmap contains all information needed to attach
1027 the device. Using fastmap makes only sense on large devices where
1028 attaching by scanning takes long. UBI will not automatically install
1029 a fastmap on old images, but you can set the UBI parameter
1030 CONFIG_MTD_UBI_FASTMAP_AUTOCONVERT to 1 if you want so. Please note
1031 that fastmap-enabled images are still usable with UBI implementations
1032 without fastmap support. On typical flash devices the whole fastmap
1033 fits into one PEB. UBI will reserve PEBs to hold two fastmaps.
1034
1035 CONFIG_MTD_UBI_FASTMAP_AUTOCONVERT
1036 Set this parameter to enable fastmap automatically on images
1037 without a fastmap.
1038 default: 0
1039
0195a7bb
HS
1040 CONFIG_MTD_UBI_FM_DEBUG
1041 Enable UBI fastmap debug
1042 default: 0
1043
6a11cf48 1044- SPL framework
04e5ae79
WD
1045 CONFIG_SPL
1046 Enable building of SPL globally.
6a11cf48 1047
8c80eb3b
AA
1048 CONFIG_SPL_PANIC_ON_RAW_IMAGE
1049 When defined, SPL will panic() if the image it has
1050 loaded does not have a signature.
1051 Defining this is useful when code which loads images
1052 in SPL cannot guarantee that absolutely all read errors
1053 will be caught.
1054 An example is the LPC32XX MLC NAND driver, which will
1055 consider that a completely unreadable NAND block is bad,
1056 and thus should be skipped silently.
1057
861a86f4
TR
1058 CONFIG_SPL_DISPLAY_PRINT
1059 For ARM, enable an optional function to print more information
1060 about the running system.
1061
06f60ae3
SW
1062 CONFIG_SPL_MPC83XX_WAIT_FOR_NAND
1063 Set this for NAND SPL on PPC mpc83xx targets, so that
1064 start.S waits for the rest of the SPL to load before
1065 continuing (the hardware starts execution after just
1066 loading the first page rather than the full 4K).
1067
6f4e7d3c
TG
1068 CONFIG_SPL_UBI
1069 Support for a lightweight UBI (fastmap) scanner and
1070 loader
1071
601b8901
SA
1072 CONFIG_SYS_NAND_5_ADDR_CYCLE, CONFIG_SYS_NAND_PAGE_SIZE,
1073 CONFIG_SYS_NAND_OOBSIZE, CONFIG_SYS_NAND_BLOCK_SIZE,
1074 CONFIG_SYS_NAND_BAD_BLOCK_POS, CFG_SYS_NAND_ECCPOS,
1075 CFG_SYS_NAND_ECCSIZE, CFG_SYS_NAND_ECCBYTES
95579793 1076 Defines the size and behavior of the NAND that SPL uses
7d4b7955 1077 to read U-Boot
95579793 1078
4e590945 1079 CFG_SYS_NAND_U_BOOT_DST
7d4b7955
SW
1080 Location in memory to load U-Boot to
1081
4e590945 1082 CFG_SYS_NAND_U_BOOT_SIZE
7d4b7955 1083 Size of image to load
95579793 1084
4e590945 1085 CFG_SYS_NAND_U_BOOT_START
7d4b7955 1086 Entry point in loaded image to jump to
95579793 1087
c57b953d
PM
1088 CONFIG_SPL_RAM_DEVICE
1089 Support for running image already present in ram, in SPL binary
6a11cf48 1090
b527b9c6 1091 CONFIG_SPL_FIT_PRINT
87ebee39
SG
1092 Printing information about a FIT image adds quite a bit of
1093 code to SPL. So this is normally disabled in SPL. Use this
1094 option to re-enable it. This will affect the output of the
1095 bootm command when booting a FIT image.
1096
a8c7c708
WD
1097- Interrupt support (PPC):
1098
d4ca31c4
WD
1099 There are common interrupt_init() and timer_interrupt()
1100 for all PPC archs. interrupt_init() calls interrupt_init_cpu()
11ccc33f 1101 for CPU specific initialization. interrupt_init_cpu()
d4ca31c4 1102 should set decrementer_count to appropriate value. If
11ccc33f 1103 CPU resets decrementer automatically after interrupt
d4ca31c4 1104 (ppc4xx) it should set decrementer_count to zero.
11ccc33f 1105 timer_interrupt() calls timer_interrupt_cpu() for CPU
d4ca31c4
WD
1106 specific handling. If board has watchdog / status_led
1107 / other_activity_monitor it works automatically from
1108 general timer_interrupt().
a8c7c708 1109
c609719b 1110
9660e442
HR
1111Board initialization settings:
1112------------------------------
1113
1114During Initialization u-boot calls a number of board specific functions
1115to allow the preparation of board specific prerequisites, e.g. pin setup
1116before drivers are initialized. To enable these callbacks the
1117following configuration macros have to be defined. Currently this is
1118architecture specific, so please check arch/your_architecture/lib/board.c
1119typically in board_init_f() and board_init_r().
1120
1121- CONFIG_BOARD_EARLY_INIT_F: Call board_early_init_f()
1122- CONFIG_BOARD_EARLY_INIT_R: Call board_early_init_r()
1123- CONFIG_BOARD_LATE_INIT: Call board_late_init()
c609719b 1124
c609719b
WD
1125Configuration Settings:
1126-----------------------
1127
6d0f6bcf 1128- CONFIG_SYS_LONGHELP: Defined when you want long help messages included;
c609719b
WD
1129 undefine this when you're short of memory.
1130
6e7df1d1 1131- CFG_SYS_HELP_CMD_WIDTH: Defined when you want to override the default
2fb2604d
PT
1132 width of the commands listed in the 'help' command output.
1133
6d0f6bcf 1134- CONFIG_SYS_PROMPT: This is what U-Boot prints on the console to
c609719b
WD
1135 prompt for user input.
1136
65cc0e2a 1137- CFG_SYS_BAUDRATE_TABLE:
c609719b
WD
1138 List of legal baudrate settings for this board.
1139
65cc0e2a 1140- CFG_SYS_MEM_RESERVE_SECURE
e61a7534 1141 Only implemented for ARMv8 for now.
65cc0e2a 1142 If defined, the size of CFG_SYS_MEM_RESERVE_SECURE memory
e8149522
YS
1143 is substracted from total RAM and won't be reported to OS.
1144 This memory can be used as secure memory. A variable
e61a7534 1145 gd->arch.secure_ram is used to track the location. In systems
e8149522
YS
1146 the RAM base is not zero, or RAM is divided into banks,
1147 this variable needs to be recalcuated to get the address.
1148
aa6e94de 1149- CFG_SYS_SDRAM_BASE:
c609719b
WD
1150 Physical start address of SDRAM. _Must_ be 0 here.
1151
65cc0e2a 1152- CFG_SYS_FLASH_BASE:
c609719b
WD
1153 Physical start address of Flash memory.
1154
6d0f6bcf 1155- CONFIG_SYS_MALLOC_LEN:
c609719b
WD
1156 Size of DRAM reserved for malloc() use.
1157
65cc0e2a 1158- CFG_SYS_BOOTMAPSZ:
c609719b
WD
1159 Maximum size of memory mapped by the startup code of
1160 the Linux kernel; all data that must be processed by
7d721e34
BS
1161 the Linux kernel (bd_info, boot arguments, FDT blob if
1162 used) must be put below this limit, unless "bootm_low"
1bce2aeb 1163 environment variable is defined and non-zero. In such case
7d721e34 1164 all data for the Linux kernel must be between "bootm_low"
65cc0e2a 1165 and "bootm_low" + CFG_SYS_BOOTMAPSZ. The environment
c3624e6e 1166 variable "bootm_mapsize" will override the value of
65cc0e2a 1167 CFG_SYS_BOOTMAPSZ. If CFG_SYS_BOOTMAPSZ is undefined,
c3624e6e 1168 then the value in "bootm_size" will be used instead.
c609719b 1169
fca43cc8
JR
1170- CONFIG_SYS_BOOT_GET_CMDLINE:
1171 Enables allocating and saving kernel cmdline in space between
1172 "bootm_low" and "bootm_low" + BOOTMAPSZ.
1173
1174- CONFIG_SYS_BOOT_GET_KBD:
1175 Enables allocating and saving a kernel copy of the bd_info in
1176 space between "bootm_low" and "bootm_low" + BOOTMAPSZ.
1177
6d0f6bcf 1178- CONFIG_SYS_FLASH_PROTECTION
8564acf9
WD
1179 If defined, hardware flash sectors protection is used
1180 instead of U-Boot software protection.
1181
6d0f6bcf 1182- CONFIG_SYS_FLASH_CFI:
43d9616c 1183 Define if the flash driver uses extra elements in the
5653fc33
WD
1184 common flash structure for storing flash geometry.
1185
00b1883a 1186- CONFIG_FLASH_CFI_DRIVER
5653fc33
WD
1187 This option also enables the building of the cfi_flash driver
1188 in the drivers directory
c609719b 1189
91809ed5
PZ
1190- CONFIG_FLASH_CFI_MTD
1191 This option enables the building of the cfi_mtd driver
1192 in the drivers directory. The driver exports CFI flash
1193 to the MTD layer.
1194
6d0f6bcf 1195- CONFIG_SYS_FLASH_USE_BUFFER_WRITE
96ef831f
GL
1196 Use buffered writes to flash.
1197
2598090b 1198- CONFIG_ENV_FLAGS_LIST_DEFAULT
acf29d8c 1199- CFG_ENV_FLAGS_LIST_STATIC
1bce2aeb 1200 Enable validation of the values given to environment variables when
2598090b
JH
1201 calling env set. Variables can be restricted to only decimal,
1202 hexadecimal, or boolean. If CONFIG_CMD_NET is also defined,
1203 the variables can also be restricted to IP address or MAC address.
1204
1205 The format of the list is:
1206 type_attribute = [s|d|x|b|i|m]
b445bbb4
JM
1207 access_attribute = [a|r|o|c]
1208 attributes = type_attribute[access_attribute]
2598090b
JH
1209 entry = variable_name[:attributes]
1210 list = entry[,list]
1211
1212 The type attributes are:
1213 s - String (default)
1214 d - Decimal
1215 x - Hexadecimal
1216 b - Boolean ([1yYtT|0nNfF])
1217 i - IP address
1218 m - MAC address
1219
267541f7
JH
1220 The access attributes are:
1221 a - Any (default)
1222 r - Read-only
1223 o - Write-once
1224 c - Change-default
1225
2598090b
JH
1226 - CONFIG_ENV_FLAGS_LIST_DEFAULT
1227 Define this to a list (string) to define the ".flags"
b445bbb4 1228 environment variable in the default or embedded environment.
2598090b 1229
acf29d8c 1230 - CFG_ENV_FLAGS_LIST_STATIC
2598090b
JH
1231 Define this to a list (string) to define validation that
1232 should be done if an entry is not found in the ".flags"
1233 environment variable. To override a setting in the static
1234 list, simply add an entry for the same variable name to the
1235 ".flags" variable.
1236
bdf1fe4e
JH
1237 If CONFIG_REGEX is defined, the variable_name above is evaluated as a
1238 regular expression. This allows multiple variables to define the same
1239 flags without explicitly listing them for each variable.
1240
c609719b
WD
1241The following definitions that deal with the placement and management
1242of environment data (variable area); in general, we support the
1243following configurations:
1244
c609719b 1245BE CAREFUL! The first access to the environment happens quite early
b445bbb4 1246in U-Boot initialization (when we try to get the setting of for the
11ccc33f 1247console baudrate). You *MUST* have mapped your NVRAM area then, or
c609719b
WD
1248U-Boot will hang.
1249
1250Please note that even with NVRAM we still use a copy of the
1251environment in RAM: we could work on NVRAM directly, but we want to
1252keep settings there always unmodified except somebody uses "saveenv"
1253to save the current settings.
1254
0a85a9e7
LG
1255BE CAREFUL! For some special cases, the local device can not use
1256"saveenv" command. For example, the local device will get the
fc54c7fa
LG
1257environment stored in a remote NOR flash by SRIO or PCIE link,
1258but it can not erase, write this NOR flash by SRIO or PCIE interface.
0a85a9e7 1259
b74ab737
GL
1260- CONFIG_NAND_ENV_DST
1261
1262 Defines address in RAM to which the nand_spl code should copy the
1263 environment. If redundant environment is used, it will be copied to
1264 CONFIG_NAND_ENV_DST + CONFIG_ENV_SIZE.
1265
e881cb56 1266Please note that the environment is read-only until the monitor
c609719b 1267has been relocated to RAM and a RAM copy of the environment has been
00caae6d 1268created; also, when using EEPROM you will have to use env_get_f()
c609719b
WD
1269until then to read environment variables.
1270
85ec0bcc
WD
1271The environment is protected by a CRC32 checksum. Before the monitor
1272is relocated into RAM, as a result of a bad CRC you will be working
1273with the compiled-in default environment - *silently*!!! [This is
1274necessary, because the first environment variable we need is the
1275"baudrate" setting for the console - if we have a bad CRC, we don't
1276have any device yet where we could complain.]
c609719b
WD
1277
1278Note: once the monitor has been relocated, then it will complain if
1279the default environment is used; a new CRC is computed as soon as you
85ec0bcc 1280use the "saveenv" command to store a valid environment.
c609719b 1281
6d0f6bcf 1282- CONFIG_SYS_FAULT_MII_ADDR:
42d1f039 1283 MII address of the PHY to check for the Ethernet link state.
c609719b 1284
b2b92f53
SG
1285- CONFIG_DISPLAY_BOARDINFO
1286 Display information about the board that U-Boot is running on
1287 when U-Boot starts up. The board function checkboard() is called
1288 to do this.
1289
e2e3e2b1
SG
1290- CONFIG_DISPLAY_BOARDINFO_LATE
1291 Similar to the previous option, but display this information
1292 later, once stdio is running and output goes to the LCD, if
1293 present.
1294
c609719b 1295Low Level (hardware related) configuration options:
dc7c9a1a 1296---------------------------------------------------
c609719b 1297
6d0f6bcf 1298- CONFIG_SYS_CACHELINE_SIZE:
c609719b
WD
1299 Cache Line Size of the CPU.
1300
e46fedfe
TT
1301- CONFIG_SYS_CCSRBAR_DEFAULT:
1302 Default (power-on reset) physical address of CCSR on Freescale
1303 PowerPC SOCs.
1304
65cc0e2a 1305- CFG_SYS_CCSRBAR:
e46fedfe
TT
1306 Virtual address of CCSR. On a 32-bit build, this is typically
1307 the same value as CONFIG_SYS_CCSRBAR_DEFAULT.
1308
65cc0e2a 1309- CFG_SYS_CCSRBAR_PHYS:
e46fedfe
TT
1310 Physical address of CCSR. CCSR can be relocated to a new
1311 physical address, if desired. In this case, this macro should
c0f40859 1312 be set to that address. Otherwise, it should be set to the
e46fedfe
TT
1313 same value as CONFIG_SYS_CCSRBAR_DEFAULT. For example, CCSR
1314 is typically relocated on 36-bit builds. It is recommended
1315 that this macro be defined via the _HIGH and _LOW macros:
1316
65cc0e2a
TR
1317 #define CFG_SYS_CCSRBAR_PHYS ((CFG_SYS_CCSRBAR_PHYS_HIGH
1318 * 1ull) << 32 | CFG_SYS_CCSRBAR_PHYS_LOW)
e46fedfe 1319
65cc0e2a
TR
1320- CFG_SYS_CCSRBAR_PHYS_HIGH:
1321 Bits 33-36 of CFG_SYS_CCSRBAR_PHYS. This value is typically
4cf2609b 1322 either 0 (32-bit build) or 0xF (36-bit build). This macro is
e46fedfe
TT
1323 used in assembly code, so it must not contain typecasts or
1324 integer size suffixes (e.g. "ULL").
1325
65cc0e2a
TR
1326- CFG_SYS_CCSRBAR_PHYS_LOW:
1327 Lower 32-bits of CFG_SYS_CCSRBAR_PHYS. This macro is
e46fedfe
TT
1328 used in assembly code, so it must not contain typecasts or
1329 integer size suffixes (e.g. "ULL").
1330
6d0f6bcf 1331- CONFIG_SYS_IMMR: Physical address of the Internal Memory.
efe2a4d5 1332 DO NOT CHANGE unless you know exactly what you're
907208c4 1333 doing! (11-4) [MPC8xx systems only]
c609719b 1334
65cc0e2a 1335- CFG_SYS_INIT_RAM_ADDR:
c609719b 1336
7152b1d0 1337 Start address of memory area that can be used for
c609719b
WD
1338 initial data and stack; please note that this must be
1339 writable memory that is working WITHOUT special
1340 initialization, i. e. you CANNOT use normal RAM which
1341 will become available only after programming the
1342 memory controller and running certain initialization
1343 sequences.
1344
1345 U-Boot uses the following memory types:
907208c4 1346 - MPC8xx: IMMR (internal memory of the CPU)
c609719b 1347
6d0f6bcf 1348- CONFIG_SYS_SCCR: System Clock and reset Control Register (15-27)
c609719b 1349
6d0f6bcf 1350- CONFIG_SYS_OR_TIMING_SDRAM:
c609719b
WD
1351 SDRAM timing
1352
a09b9b68
KG
1353- CONFIG_SYS_SRIOn_MEM_VIRT:
1354 Virtual Address of SRIO port 'n' memory region
1355
62f9b654 1356- CONFIG_SYS_SRIOn_MEM_PHYxS:
a09b9b68
KG
1357 Physical Address of SRIO port 'n' memory region
1358
1359- CONFIG_SYS_SRIOn_MEM_SIZE:
1360 Size of SRIO port 'n' memory region
1361
66bd1846
FE
1362- CONFIG_SYS_NAND_BUSWIDTH_16BIT
1363 Defined to tell the NAND controller that the NAND chip is using
1364 a 16 bit bus.
1365 Not all NAND drivers use this symbol.
a430e916 1366 Example of drivers that use it:
a430fa06
MR
1367 - drivers/mtd/nand/raw/ndfc.c
1368 - drivers/mtd/nand/raw/mxc_nand.c
eced4626
AW
1369
1370- CONFIG_SYS_NDFC_EBC0_CFG
1371 Sets the EBC0_CFG register for the NDFC. If not defined
1372 a default value will be used.
1373
6d0f6bcf 1374- CONFIG_SYS_SPD_BUS_NUM
218ca724
WD
1375 If SPD EEPROM is on an I2C bus other than the first
1376 one, specify here. Note that the value must resolve
1377 to something your driver can deal with.
bb99ad6d 1378
6f5e1dc5
YS
1379- CONFIG_FSL_DDR_INTERACTIVE
1380 Enable interactive DDR debugging. See doc/README.fsl-ddr.
1381
e32d59a2
YS
1382- CONFIG_FSL_DDR_SYNC_REFRESH
1383 Enable sync of refresh for multiple controllers.
1384
4516ff81
YS
1385- CONFIG_FSL_DDR_BIST
1386 Enable built-in memory test for Freescale DDR controllers.
1387
c26e454d
WD
1388- CONFIG_RMII
1389 Enable RMII mode for all FECs.
1390 Note that this is a global option, we can't
1391 have one FEC in standard MII mode and another in RMII mode.
1392
5cf91d6b
WD
1393- CONFIG_CRC32_VERIFY
1394 Add a verify option to the crc32 command.
1395 The syntax is:
1396
1397 => crc32 -v <address> <count> <crc32>
1398
1399 Where address/count indicate a memory area
1400 and crc32 is the correct crc32 which the
1401 area should have.
1402
56523f12
WD
1403- CONFIG_LOOPW
1404 Add the "loopw" memory command. This only takes effect if
493f420e 1405 the memory commands are activated globally (CONFIG_CMD_MEMORY).
56523f12 1406
72732318 1407- CONFIG_CMD_MX_CYCLIC
7b466641
SR
1408 Add the "mdc" and "mwc" memory commands. These are cyclic
1409 "md/mw" commands.
1410 Examples:
1411
efe2a4d5 1412 => mdc.b 10 4 500
7b466641
SR
1413 This command will print 4 bytes (10,11,12,13) each 500 ms.
1414
efe2a4d5 1415 => mwc.l 100 12345678 10
7b466641
SR
1416 This command will write 12345678 to address 100 all 10 ms.
1417
efe2a4d5 1418 This only takes effect if the memory commands are activated
493f420e 1419 globally (CONFIG_CMD_MEMORY).
7b466641 1420
1d6132e2 1421- CONFIG_XPL_BUILD
1d38722e
SG
1422 Set when the currently running compilation is for an artifact
1423 that will end up in one of the 'xPL' builds, i.e. SPL, TPL or
1424 VPL. Code that needs phase-specific behaviour can check this,
456bdb70 1425 or (where possible) use xpl_phase() instead.
1d38722e 1426
1d6132e2 1427 Note that CONFIG_XPL_BUILD *is* always defined when either
1d38722e
SG
1428 of CONFIG_TPL_BUILD / CONFIG_VPL_BUILD is defined. This can be
1429 counter-intuitive and should perhaps be changed.
400558b5 1430
3aa29de0 1431- CONFIG_TPL_BUILD
1d38722e
SG
1432 Set when the currently running compilation is for an artifact
1433 that will end up in the TPL build (as opposed to SPL, VPL or
1434 U-Boot proper). Code that needs phase-specific behaviour can
456bdb70 1435 check this, or (where possible) use xpl_phase() instead.
1d38722e
SG
1436
1437- CONFIG_VPL_BUILD
1438 Set when the currently running compilation is for an artifact
1439 that will end up in the VPL build (as opposed to the SPL, TPL
1440 or U-Boot proper). Code that needs phase-specific behaviour can
456bdb70 1441 check this, or (where possible) use xpl_phase() instead.
3aa29de0 1442
4213fc29
SG
1443- CONFIG_ARCH_MAP_SYSMEM
1444 Generally U-Boot (and in particular the md command) uses
1445 effective address. It is therefore not necessary to regard
1446 U-Boot address as virtual addresses that need to be translated
1447 to physical addresses. However, sandbox requires this, since
1448 it maintains its own little RAM buffer which contains all
1449 addressable memory. This option causes some memory accesses
1450 to be mapped through map_sysmem() / unmap_sysmem().
1451
588a13f7
SG
1452- CONFIG_X86_RESET_VECTOR
1453 If defined, the x86 reset vector code is included. This is not
1454 needed when U-Boot is running from Coreboot.
b16f521a 1455
f2717b47
TT
1456Freescale QE/FMAN Firmware Support:
1457-----------------------------------
1458
1459The Freescale QUICCEngine (QE) and Frame Manager (FMAN) both support the
1460loading of "firmware", which is encoded in the QE firmware binary format.
1461This firmware often needs to be loaded during U-Boot booting, so macros
1462are used to identify the storage device (NOR flash, SPI, etc) and the address
1463within that device.
1464
dcf1d774
ZQ
1465- CONFIG_SYS_FMAN_FW_ADDR
1466 The address in the storage device where the FMAN microcode is located. The
cc1e98b5 1467 meaning of this address depends on which CONFIG_SYS_QE_FMAN_FW_IN_xxx macro
dcf1d774
ZQ
1468 is also specified.
1469
1470- CONFIG_SYS_QE_FW_ADDR
1471 The address in the storage device where the QE microcode is located. The
cc1e98b5 1472 meaning of this address depends on which CONFIG_SYS_QE_FMAN_FW_IN_xxx macro
f2717b47
TT
1473 is also specified.
1474
1475- CONFIG_SYS_QE_FMAN_FW_LENGTH
1476 The maximum possible size of the firmware. The firmware binary format
1477 has a field that specifies the actual size of the firmware, but it
1478 might not be possible to read any part of the firmware unless some
1479 local storage is allocated to hold the entire firmware first.
1480
1481- CONFIG_SYS_QE_FMAN_FW_IN_NOR
1482 Specifies that QE/FMAN firmware is located in NOR flash, mapped as
1483 normal addressable memory via the LBC. CONFIG_SYS_FMAN_FW_ADDR is the
1484 virtual address in NOR flash.
1485
1486- CONFIG_SYS_QE_FMAN_FW_IN_NAND
1487 Specifies that QE/FMAN firmware is located in NAND flash.
1488 CONFIG_SYS_FMAN_FW_ADDR is the offset within NAND flash.
1489
1490- CONFIG_SYS_QE_FMAN_FW_IN_MMC
1491 Specifies that QE/FMAN firmware is located on the primary SD/MMC
1492 device. CONFIG_SYS_FMAN_FW_ADDR is the byte offset on that device.
1493
292dc6c5
LG
1494- CONFIG_SYS_QE_FMAN_FW_IN_REMOTE
1495 Specifies that QE/FMAN firmware is located in the remote (master)
1496 memory space. CONFIG_SYS_FMAN_FW_ADDR is a virtual address which
fc54c7fa
LG
1497 can be mapped from slave TLB->slave LAW->slave SRIO or PCIE outbound
1498 window->master inbound window->master LAW->the ucode address in
1499 master's memory space.
f2717b47 1500
b940ca64
GR
1501Freescale Layerscape Management Complex Firmware Support:
1502---------------------------------------------------------
1503The Freescale Layerscape Management Complex (MC) supports the loading of
1504"firmware".
1505This firmware often needs to be loaded during U-Boot booting, so macros
1506are used to identify the storage device (NOR flash, SPI, etc) and the address
1507within that device.
1508
1509- CONFIG_FSL_MC_ENET
1510 Enable the MC driver for Layerscape SoCs.
1511
5c055089
PK
1512Freescale Layerscape Debug Server Support:
1513-------------------------------------------
1514The Freescale Layerscape Debug Server Support supports the loading of
1515"Debug Server firmware" and triggering SP boot-rom.
1516This firmware often needs to be loaded during U-Boot booting.
1517
c0492141
YS
1518- CONFIG_SYS_MC_RSV_MEM_ALIGN
1519 Define alignment of reserved memory MC requires
5c055089 1520
f3f431a7 1521
c609719b
WD
1522Building the Software:
1523======================
1524
218ca724
WD
1525Building U-Boot has been tested in several native build environments
1526and in many different cross environments. Of course we cannot support
1527all possibly existing versions of cross development tools in all
1528(potentially obsolete) versions. In case of tool chain problems we
047f6ec0 1529recommend to use the ELDK (see https://www.denx.de/wiki/DULG/ELDK)
218ca724 1530which is extensively used to build and test U-Boot.
c609719b 1531
218ca724
WD
1532If you are not using a native environment, it is assumed that you
1533have GNU cross compiling tools available in your path. In this case,
1534you must set the environment variable CROSS_COMPILE in your shell.
1535Note that no changes to the Makefile or any other source files are
1536necessary. For example using the ELDK on a 4xx CPU, please enter:
c609719b 1537
218ca724
WD
1538 $ CROSS_COMPILE=ppc_4xx-
1539 $ export CROSS_COMPILE
c609719b 1540
218ca724
WD
1541U-Boot is intended to be simple to build. After installing the
1542sources you must configure U-Boot for one specific board type. This
c609719b
WD
1543is done by typing:
1544
ab584d67 1545 make NAME_defconfig
c609719b 1546
ab584d67 1547where "NAME_defconfig" is the name of one of the existing configu-
ecb3a0a1 1548rations; see configs/*_defconfig for supported names.
db01a2ea 1549
ecb3a0a1 1550Note: for some boards special configuration names may exist; check if
2729af9d
WD
1551 additional information is available from the board vendor; for
1552 instance, the TQM823L systems are available without (standard)
1553 or with LCD support. You can select such additional "features"
11ccc33f 1554 when choosing the configuration, i. e.
2729af9d 1555
ab584d67 1556 make TQM823L_defconfig
2729af9d
WD
1557 - will configure for a plain TQM823L, i. e. no LCD support
1558
ab584d67 1559 make TQM823L_LCD_defconfig
2729af9d
WD
1560 - will configure for a TQM823L with U-Boot console on LCD
1561
1562 etc.
1563
1564
1565Finally, type "make all", and you should get some working U-Boot
1566images ready for download to / installation on your system:
1567
1568- "u-boot.bin" is a raw binary image
1569- "u-boot" is an image in ELF binary format
1570- "u-boot.srec" is in Motorola S-Record format
1571
215bb1c1
DS
1572User specific CPPFLAGS, AFLAGS and CFLAGS can be passed to the compiler by
1573setting the according environment variables KCPPFLAGS, KAFLAGS and KCFLAGS.
1574For example to treat all compiler warnings as errors:
1575
1576 make KCFLAGS=-Werror
2729af9d
WD
1577
1578Please be aware that the Makefiles assume you are using GNU make, so
1579for instance on NetBSD you might need to use "gmake" instead of
1580native "make".
1581
1582
1583If the system board that you have is not listed, then you will need
1584to port U-Boot to your hardware platform. To do this, follow these
1585steps:
1586
3c1496cd 15871. Create a new directory to hold your board specific code. Add any
2729af9d 1588 files you need. In your board directory, you will need at least
3c1496cd
PS
1589 the "Makefile" and a "<board>.c".
15902. Create a new configuration file "include/configs/<board>.h" for
1591 your board.
2729af9d
WD
15923. If you're porting U-Boot to a new CPU, then also create a new
1593 directory to hold your CPU specific code. Add any files you need.
ab584d67 15944. Run "make <board>_defconfig" with your new name.
2729af9d
WD
15955. Type "make", and you should get a working "u-boot.srec" file
1596 to be installed on your target system.
15976. Debug and solve any problems that might arise.
1598 [Of course, this last step is much harder than it sounds.]
1599
1600
1601Testing of U-Boot Modifications, Ports to New Hardware, etc.:
1602==============================================================
1603
218ca724
WD
1604If you have modified U-Boot sources (for instance added a new board
1605or support for new devices, a new CPU, etc.) you are expected to
2729af9d 1606provide feedback to the other developers. The feedback normally takes
32f2ca2a 1607the form of a "patch", i.e. a context diff against a certain (latest
218ca724 1608official or latest in the git repository) version of U-Boot sources.
2729af9d 1609
218ca724
WD
1610But before you submit such a patch, please verify that your modifi-
1611cation did not break existing code. At least make sure that *ALL* of
2729af9d 1612the supported boards compile WITHOUT ANY compiler warnings. To do so,
6de80f21
SG
1613just run the buildman script (tools/buildman/buildman), which will
1614configure and build U-Boot for ALL supported system. Be warned, this
1615will take a while. Please see the buildman README, or run 'buildman -H'
1616for documentation.
baf31249
MB
1617
1618
2729af9d
WD
1619See also "U-Boot Porting Guide" below.
1620
1621
1622Monitor Commands - Overview:
1623============================
1624
1625go - start application at address 'addr'
1626run - run commands in an environment variable
1627bootm - boot application image from memory
1628bootp - boot image via network using BootP/TFTP protocol
44f074c7 1629bootz - boot zImage from memory
2729af9d
WD
1630tftpboot- boot image via network using TFTP protocol
1631 and env variables "ipaddr" and "serverip"
1632 (and eventually "gatewayip")
1fb7cd49 1633tftpput - upload a file via network using TFTP protocol
2729af9d
WD
1634rarpboot- boot image via network using RARP/TFTP protocol
1635diskboot- boot from IDE devicebootd - boot default, i.e., run 'bootcmd'
1636loads - load S-Record file over serial line
1637loadb - load binary file over serial line (kermit mode)
bfef72e4 1638loadm - load binary blob from source address to destination address
2729af9d
WD
1639md - memory display
1640mm - memory modify (auto-incrementing)
1641nm - memory modify (constant address)
1642mw - memory write (fill)
bdded201 1643ms - memory search
2729af9d
WD
1644cp - memory copy
1645cmp - memory compare
1646crc32 - checksum calculation
0f89c54b 1647i2c - I2C sub-system
2729af9d
WD
1648sspi - SPI utility commands
1649base - print or set address offset
1650printenv- print environment variables
9e9a530a 1651pwm - control pwm channels
41a29f28 1652seama - load SEAMA NAND image
2729af9d
WD
1653setenv - set environment variables
1654saveenv - save environment variables to persistent storage
1655protect - enable or disable FLASH write protection
1656erase - erase FLASH memory
1657flinfo - print FLASH memory information
10635afa 1658nand - NAND memory operations (see doc/README.nand)
2729af9d
WD
1659bdinfo - print Board Info structure
1660iminfo - print header information for application image
1661coninfo - print console devices and informations
1662ide - IDE sub-system
1663loop - infinite loop on address range
56523f12 1664loopw - infinite write loop on address range
2729af9d
WD
1665mtest - simple RAM test
1666icache - enable or disable instruction cache
1667dcache - enable or disable data cache
1668reset - Perform RESET of the CPU
1669echo - echo args to console
1670version - print monitor version
1671help - print online help
1672? - alias for 'help'
1673
1674
1675Monitor Commands - Detailed Description:
1676========================================
1677
1678TODO.
1679
1680For now: just type "help <command>".
1681
1682
2729af9d
WD
1683Note for Redundant Ethernet Interfaces:
1684=======================================
c609719b 1685
11ccc33f 1686Some boards come with redundant Ethernet interfaces; U-Boot supports
2729af9d
WD
1687such configurations and is capable of automatic selection of a
1688"working" interface when needed. MAC assignment works as follows:
c609719b 1689
2729af9d
WD
1690Network interfaces are numbered eth0, eth1, eth2, ... Corresponding
1691MAC addresses can be stored in the environment as "ethaddr" (=>eth0),
1692"eth1addr" (=>eth1), "eth2addr", ...
c609719b 1693
2729af9d
WD
1694If the network interface stores some valid MAC address (for instance
1695in SROM), this is used as default address if there is NO correspon-
1696ding setting in the environment; if the corresponding environment
1697variable is set, this overrides the settings in the card; that means:
c609719b 1698
2729af9d
WD
1699o If the SROM has a valid MAC address, and there is no address in the
1700 environment, the SROM's address is used.
c609719b 1701
2729af9d
WD
1702o If there is no valid address in the SROM, and a definition in the
1703 environment exists, then the value from the environment variable is
1704 used.
c609719b 1705
2729af9d
WD
1706o If both the SROM and the environment contain a MAC address, and
1707 both addresses are the same, this MAC address is used.
c609719b 1708
2729af9d
WD
1709o If both the SROM and the environment contain a MAC address, and the
1710 addresses differ, the value from the environment is used and a
1711 warning is printed.
c609719b 1712
2729af9d 1713o If neither SROM nor the environment contain a MAC address, an error
bef1014b
JH
1714 is raised. If CONFIG_NET_RANDOM_ETHADDR is defined, then in this case
1715 a random, locally-assigned MAC is used.
c609719b 1716
ecee9324 1717If Ethernet drivers implement the 'write_hwaddr' function, valid MAC addresses
c0f40859 1718will be programmed into hardware as part of the initialization process. This
ecee9324
BW
1719may be skipped by setting the appropriate 'ethmacskip' environment variable.
1720The naming convention is as follows:
1721"ethmacskip" (=>eth0), "eth1macskip" (=>eth1) etc.
c609719b 1722
2729af9d
WD
1723Image Formats:
1724==============
c609719b 1725
3310c549
MB
1726U-Boot is capable of booting (and performing other auxiliary operations on)
1727images in two formats:
1728
1729New uImage format (FIT)
1730-----------------------
1731
1732Flexible and powerful format based on Flattened Image Tree -- FIT (similar
1733to Flattened Device Tree). It allows the use of images with multiple
1734components (several kernels, ramdisks, etc.), with contents protected by
1735SHA1, MD5 or CRC32. More details are found in the doc/uImage.FIT directory.
1736
1737
1738Old uImage format
1739-----------------
1740
1741Old image format is based on binary files which can be basically anything,
1742preceded by a special header; see the definitions in include/image.h for
1743details; basically, the header defines the following image properties:
c609719b 1744
2729af9d
WD
1745* Target Operating System (Provisions for OpenBSD, NetBSD, FreeBSD,
1746 4.4BSD, Linux, SVR4, Esix, Solaris, Irix, SCO, Dell, NCR, VxWorks,
f5ed9e39 1747 LynxOS, pSOS, QNX, RTEMS, INTEGRITY;
0797e736 1748 Currently supported: Linux, NetBSD, VxWorks, QNX, RTEMS, INTEGRITY).
daab59ac 1749* Target CPU Architecture (Provisions for Alpha, ARM, Intel x86,
11232139
TR
1750 IA64, MIPS, Nios II, PowerPC, IBM S390, SuperH, Sparc, Sparc 64 Bit;
1751 Currently supported: ARM, Intel x86, MIPS, Nios II, PowerPC).
2729af9d
WD
1752* Compression Type (uncompressed, gzip, bzip2)
1753* Load Address
1754* Entry Point
1755* Image Name
1756* Image Timestamp
c609719b 1757
2729af9d
WD
1758The header is marked by a special Magic Number, and both the header
1759and the data portions of the image are secured against corruption by
1760CRC32 checksums.
c609719b
WD
1761
1762
2729af9d
WD
1763Linux Support:
1764==============
c609719b 1765
2729af9d
WD
1766Although U-Boot should support any OS or standalone application
1767easily, the main focus has always been on Linux during the design of
1768U-Boot.
c609719b 1769
2729af9d
WD
1770U-Boot includes many features that so far have been part of some
1771special "boot loader" code within the Linux kernel. Also, any
1772"initrd" images to be used are no longer part of one big Linux image;
1773instead, kernel and "initrd" are separate images. This implementation
1774serves several purposes:
c609719b 1775
2729af9d
WD
1776- the same features can be used for other OS or standalone
1777 applications (for instance: using compressed images to reduce the
1778 Flash memory footprint)
c609719b 1779
2729af9d
WD
1780- it becomes much easier to port new Linux kernel versions because
1781 lots of low-level, hardware dependent stuff are done by U-Boot
c609719b 1782
2729af9d
WD
1783- the same Linux kernel image can now be used with different "initrd"
1784 images; of course this also means that different kernel images can
1785 be run with the same "initrd". This makes testing easier (you don't
1786 have to build a new "zImage.initrd" Linux image when you just
1787 change a file in your "initrd"). Also, a field-upgrade of the
1788 software is easier now.
c609719b 1789
c609719b 1790
2729af9d
WD
1791Linux HOWTO:
1792============
c609719b 1793
2729af9d
WD
1794Porting Linux to U-Boot based systems:
1795---------------------------------------
c609719b 1796
2729af9d
WD
1797U-Boot cannot save you from doing all the necessary modifications to
1798configure the Linux device drivers for use with your target hardware
1799(no, we don't intend to provide a full virtual machine interface to
1800Linux :-).
c609719b 1801
a47a12be 1802But now you can ignore ALL boot loader code (in arch/powerpc/mbxboot).
24ee89b9 1803
2729af9d
WD
1804Just make sure your machine specific header file (for instance
1805include/asm-ppc/tqm8xx.h) includes the same definition of the Board
1dc30693
MH
1806Information structure as we define in include/asm-<arch>/u-boot.h,
1807and make sure that your definition of IMAP_ADDR uses the same value
6d0f6bcf 1808as your U-Boot configuration in CONFIG_SYS_IMMR.
24ee89b9 1809
2eb31b13
SG
1810Note that U-Boot now has a driver model, a unified model for drivers.
1811If you are adding a new driver, plumb it into driver model. If there
1812is no uclass available, you are encouraged to create one. See
1813doc/driver-model.
1814
c609719b 1815
2729af9d
WD
1816Configuring the Linux kernel:
1817-----------------------------
c609719b 1818
2729af9d
WD
1819No specific requirements for U-Boot. Make sure you have some root
1820device (initial ramdisk, NFS) for your target system.
1821
1822
1823Building a Linux Image:
1824-----------------------
c609719b 1825
2729af9d
WD
1826With U-Boot, "normal" build targets like "zImage" or "bzImage" are
1827not used. If you use recent kernel source, a new build target
1828"uImage" will exist which automatically builds an image usable by
1829U-Boot. Most older kernels also have support for a "pImage" target,
1830which was introduced for our predecessor project PPCBoot and uses a
1831100% compatible format.
1832
1833Example:
1834
ab584d67 1835 make TQM850L_defconfig
2729af9d
WD
1836 make oldconfig
1837 make dep
1838 make uImage
1839
1840The "uImage" build target uses a special tool (in 'tools/mkimage') to
1841encapsulate a compressed Linux kernel image with header information,
1842CRC32 checksum etc. for use with U-Boot. This is what we are doing:
1843
1844* build a standard "vmlinux" kernel image (in ELF binary format):
1845
1846* convert the kernel into a raw binary image:
1847
1848 ${CROSS_COMPILE}-objcopy -O binary \
1849 -R .note -R .comment \
1850 -S vmlinux linux.bin
1851
1852* compress the binary image:
1853
1854 gzip -9 linux.bin
1855
1856* package compressed binary image for U-Boot:
1857
1858 mkimage -A ppc -O linux -T kernel -C gzip \
1859 -a 0 -e 0 -n "Linux Kernel Image" \
1860 -d linux.bin.gz uImage
c609719b 1861
c609719b 1862
2729af9d
WD
1863The "mkimage" tool can also be used to create ramdisk images for use
1864with U-Boot, either separated from the Linux kernel image, or
1865combined into one file. "mkimage" encapsulates the images with a 64
1866byte header containing information about target architecture,
1867operating system, image type, compression method, entry points, time
1868stamp, CRC32 checksums, etc.
1869
1870"mkimage" can be called in two ways: to verify existing images and
1871print the header information, or to build new images.
1872
1873In the first form (with "-l" option) mkimage lists the information
1874contained in the header of an existing U-Boot image; this includes
1875checksum verification:
c609719b 1876
2729af9d
WD
1877 tools/mkimage -l image
1878 -l ==> list image header information
1879
1880The second form (with "-d" option) is used to build a U-Boot image
1881from a "data file" which is used as image payload:
1882
1883 tools/mkimage -A arch -O os -T type -C comp -a addr -e ep \
1884 -n name -d data_file image
1885 -A ==> set architecture to 'arch'
1886 -O ==> set operating system to 'os'
1887 -T ==> set image type to 'type'
1888 -C ==> set compression type 'comp'
1889 -a ==> set load address to 'addr' (hex)
1890 -e ==> set entry point to 'ep' (hex)
1891 -n ==> set image name to 'name'
1892 -d ==> use image data from 'datafile'
1893
69459791
WD
1894Right now, all Linux kernels for PowerPC systems use the same load
1895address (0x00000000), but the entry point address depends on the
1896kernel version:
2729af9d
WD
1897
1898- 2.2.x kernels have the entry point at 0x0000000C,
1899- 2.3.x and later kernels have the entry point at 0x00000000.
1900
1901So a typical call to build a U-Boot image would read:
1902
1903 -> tools/mkimage -n '2.4.4 kernel for TQM850L' \
1904 > -A ppc -O linux -T kernel -C gzip -a 0 -e 0 \
a47a12be 1905 > -d /opt/elsk/ppc_8xx/usr/src/linux-2.4.4/arch/powerpc/coffboot/vmlinux.gz \
2729af9d
WD
1906 > examples/uImage.TQM850L
1907 Image Name: 2.4.4 kernel for TQM850L
1908 Created: Wed Jul 19 02:34:59 2000
1909 Image Type: PowerPC Linux Kernel Image (gzip compressed)
1910 Data Size: 335725 Bytes = 327.86 kB = 0.32 MB
1911 Load Address: 0x00000000
1912 Entry Point: 0x00000000
1913
1914To verify the contents of the image (or check for corruption):
1915
1916 -> tools/mkimage -l examples/uImage.TQM850L
1917 Image Name: 2.4.4 kernel for TQM850L
1918 Created: Wed Jul 19 02:34:59 2000
1919 Image Type: PowerPC Linux Kernel Image (gzip compressed)
1920 Data Size: 335725 Bytes = 327.86 kB = 0.32 MB
1921 Load Address: 0x00000000
1922 Entry Point: 0x00000000
1923
1924NOTE: for embedded systems where boot time is critical you can trade
1925speed for memory and install an UNCOMPRESSED image instead: this
1926needs more space in Flash, but boots much faster since it does not
1927need to be uncompressed:
1928
a47a12be 1929 -> gunzip /opt/elsk/ppc_8xx/usr/src/linux-2.4.4/arch/powerpc/coffboot/vmlinux.gz
2729af9d
WD
1930 -> tools/mkimage -n '2.4.4 kernel for TQM850L' \
1931 > -A ppc -O linux -T kernel -C none -a 0 -e 0 \
a47a12be 1932 > -d /opt/elsk/ppc_8xx/usr/src/linux-2.4.4/arch/powerpc/coffboot/vmlinux \
2729af9d
WD
1933 > examples/uImage.TQM850L-uncompressed
1934 Image Name: 2.4.4 kernel for TQM850L
1935 Created: Wed Jul 19 02:34:59 2000
1936 Image Type: PowerPC Linux Kernel Image (uncompressed)
1937 Data Size: 792160 Bytes = 773.59 kB = 0.76 MB
1938 Load Address: 0x00000000
1939 Entry Point: 0x00000000
1940
1941
1942Similar you can build U-Boot images from a 'ramdisk.image.gz' file
1943when your kernel is intended to use an initial ramdisk:
1944
1945 -> tools/mkimage -n 'Simple Ramdisk Image' \
1946 > -A ppc -O linux -T ramdisk -C gzip \
1947 > -d /LinuxPPC/images/SIMPLE-ramdisk.image.gz examples/simple-initrd
1948 Image Name: Simple Ramdisk Image
1949 Created: Wed Jan 12 14:01:50 2000
1950 Image Type: PowerPC Linux RAMDisk Image (gzip compressed)
1951 Data Size: 566530 Bytes = 553.25 kB = 0.54 MB
1952 Load Address: 0x00000000
1953 Entry Point: 0x00000000
1954
e157a111
TH
1955The "dumpimage" tool can be used to disassemble or list the contents of images
1956built by mkimage. See dumpimage's help output (-h) for details.
2729af9d
WD
1957
1958Installing a Linux Image:
1959-------------------------
1960
1961To downloading a U-Boot image over the serial (console) interface,
1962you must convert the image to S-Record format:
1963
1964 objcopy -I binary -O srec examples/image examples/image.srec
1965
1966The 'objcopy' does not understand the information in the U-Boot
1967image header, so the resulting S-Record file will be relative to
1968address 0x00000000. To load it to a given address, you need to
1969specify the target address as 'offset' parameter with the 'loads'
1970command.
1971
1972Example: install the image to address 0x40100000 (which on the
1973TQM8xxL is in the first Flash bank):
1974
1975 => erase 40100000 401FFFFF
1976
1977 .......... done
1978 Erased 8 sectors
1979
1980 => loads 40100000
1981 ## Ready for S-Record download ...
1982 ~>examples/image.srec
1983 1 2 3 4 5 6 7 8 9 10 11 12 13 ...
1984 ...
1985 15989 15990 15991 15992
1986 [file transfer complete]
1987 [connected]
1988 ## Start Addr = 0x00000000
1989
1990
1991You can check the success of the download using the 'iminfo' command;
218ca724 1992this includes a checksum verification so you can be sure no data
2729af9d
WD
1993corruption happened:
1994
1995 => imi 40100000
1996
1997 ## Checking Image at 40100000 ...
1998 Image Name: 2.2.13 for initrd on TQM850L
1999 Image Type: PowerPC Linux Kernel Image (gzip compressed)
2000 Data Size: 335725 Bytes = 327 kB = 0 MB
2001 Load Address: 00000000
2002 Entry Point: 0000000c
2003 Verifying Checksum ... OK
2004
2005
2006Boot Linux:
2007-----------
2008
2009The "bootm" command is used to boot an application that is stored in
2010memory (RAM or Flash). In case of a Linux kernel image, the contents
2011of the "bootargs" environment variable is passed to the kernel as
2012parameters. You can check and modify this variable using the
2013"printenv" and "setenv" commands:
2014
2015
2016 => printenv bootargs
2017 bootargs=root=/dev/ram
2018
2019 => setenv bootargs root=/dev/nfs rw nfsroot=10.0.0.2:/LinuxPPC nfsaddrs=10.0.0.99:10.0.0.2
2020
2021 => printenv bootargs
2022 bootargs=root=/dev/nfs rw nfsroot=10.0.0.2:/LinuxPPC nfsaddrs=10.0.0.99:10.0.0.2
2023
2024 => bootm 40020000
2025 ## Booting Linux kernel at 40020000 ...
2026 Image Name: 2.2.13 for NFS on TQM850L
2027 Image Type: PowerPC Linux Kernel Image (gzip compressed)
2028 Data Size: 381681 Bytes = 372 kB = 0 MB
2029 Load Address: 00000000
2030 Entry Point: 0000000c
2031 Verifying Checksum ... OK
2032 Uncompressing Kernel Image ... OK
2033 Linux version 2.2.13 ([email protected]) (gcc version 2.95.2 19991024 (release)) #1 Wed Jul 19 02:35:17 MEST 2000
2034 Boot arguments: root=/dev/nfs rw nfsroot=10.0.0.2:/LinuxPPC nfsaddrs=10.0.0.99:10.0.0.2
2035 time_init: decrementer frequency = 187500000/60
2036 Calibrating delay loop... 49.77 BogoMIPS
2037 Memory: 15208k available (700k kernel code, 444k data, 32k init) [c0000000,c1000000]
2038 ...
2039
11ccc33f 2040If you want to boot a Linux kernel with initial RAM disk, you pass
2729af9d
WD
2041the memory addresses of both the kernel and the initrd image (PPBCOOT
2042format!) to the "bootm" command:
2043
2044 => imi 40100000 40200000
2045
2046 ## Checking Image at 40100000 ...
2047 Image Name: 2.2.13 for initrd on TQM850L
2048 Image Type: PowerPC Linux Kernel Image (gzip compressed)
2049 Data Size: 335725 Bytes = 327 kB = 0 MB
2050 Load Address: 00000000
2051 Entry Point: 0000000c
2052 Verifying Checksum ... OK
2053
2054 ## Checking Image at 40200000 ...
2055 Image Name: Simple Ramdisk Image
2056 Image Type: PowerPC Linux RAMDisk Image (gzip compressed)
2057 Data Size: 566530 Bytes = 553 kB = 0 MB
2058 Load Address: 00000000
2059 Entry Point: 00000000
2060 Verifying Checksum ... OK
2061
2062 => bootm 40100000 40200000
2063 ## Booting Linux kernel at 40100000 ...
2064 Image Name: 2.2.13 for initrd on TQM850L
2065 Image Type: PowerPC Linux Kernel Image (gzip compressed)
2066 Data Size: 335725 Bytes = 327 kB = 0 MB
2067 Load Address: 00000000
2068 Entry Point: 0000000c
2069 Verifying Checksum ... OK
2070 Uncompressing Kernel Image ... OK
2071 ## Loading RAMDisk Image at 40200000 ...
2072 Image Name: Simple Ramdisk Image
2073 Image Type: PowerPC Linux RAMDisk Image (gzip compressed)
2074 Data Size: 566530 Bytes = 553 kB = 0 MB
2075 Load Address: 00000000
2076 Entry Point: 00000000
2077 Verifying Checksum ... OK
2078 Loading Ramdisk ... OK
2079 Linux version 2.2.13 ([email protected]) (gcc version 2.95.2 19991024 (release)) #1 Wed Jul 19 02:32:08 MEST 2000
2080 Boot arguments: root=/dev/ram
2081 time_init: decrementer frequency = 187500000/60
2082 Calibrating delay loop... 49.77 BogoMIPS
2083 ...
2084 RAMDISK: Compressed image found at block 0
2085 VFS: Mounted root (ext2 filesystem).
2086
2087 bash#
2088
0267768e
MM
2089Boot Linux and pass a flat device tree:
2090-----------
2091
2092First, U-Boot must be compiled with the appropriate defines. See the section
2093titled "Linux Kernel Interface" above for a more in depth explanation. The
2094following is an example of how to start a kernel and pass an updated
2095flat device tree:
2096
2097=> print oftaddr
2098oftaddr=0x300000
2099=> print oft
2100oft=oftrees/mpc8540ads.dtb
2101=> tftp $oftaddr $oft
2102Speed: 1000, full duplex
2103Using TSEC0 device
2104TFTP from server 192.168.1.1; our IP address is 192.168.1.101
2105Filename 'oftrees/mpc8540ads.dtb'.
2106Load address: 0x300000
2107Loading: #
2108done
2109Bytes transferred = 4106 (100a hex)
2110=> tftp $loadaddr $bootfile
2111Speed: 1000, full duplex
2112Using TSEC0 device
2113TFTP from server 192.168.1.1; our IP address is 192.168.1.2
2114Filename 'uImage'.
2115Load address: 0x200000
2116Loading:############
2117done
2118Bytes transferred = 1029407 (fb51f hex)
2119=> print loadaddr
2120loadaddr=200000
2121=> print oftaddr
2122oftaddr=0x300000
2123=> bootm $loadaddr - $oftaddr
2124## Booting image at 00200000 ...
a9398e01
WD
2125 Image Name: Linux-2.6.17-dirty
2126 Image Type: PowerPC Linux Kernel Image (gzip compressed)
2127 Data Size: 1029343 Bytes = 1005.2 kB
0267768e 2128 Load Address: 00000000
a9398e01 2129 Entry Point: 00000000
0267768e
MM
2130 Verifying Checksum ... OK
2131 Uncompressing Kernel Image ... OK
2132Booting using flat device tree at 0x300000
2133Using MPC85xx ADS machine description
2134Memory CAM mapping: CAM0=256Mb, CAM1=256Mb, CAM2=0Mb residual: 0Mb
2135[snip]
2136
2137
2729af9d
WD
2138More About U-Boot Image Types:
2139------------------------------
2140
2141U-Boot supports the following image types:
2142
2143 "Standalone Programs" are directly runnable in the environment
2144 provided by U-Boot; it is expected that (if they behave
2145 well) you can continue to work in U-Boot after return from
2146 the Standalone Program.
2147 "OS Kernel Images" are usually images of some Embedded OS which
2148 will take over control completely. Usually these programs
2149 will install their own set of exception handlers, device
2150 drivers, set up the MMU, etc. - this means, that you cannot
2151 expect to re-enter U-Boot except by resetting the CPU.
2152 "RAMDisk Images" are more or less just data blocks, and their
2153 parameters (address, size) are passed to an OS kernel that is
2154 being started.
2155 "Multi-File Images" contain several images, typically an OS
2156 (Linux) kernel image and one or more data images like
2157 RAMDisks. This construct is useful for instance when you want
2158 to boot over the network using BOOTP etc., where the boot
2159 server provides just a single image file, but you want to get
2160 for instance an OS kernel and a RAMDisk image.
2161
2162 "Multi-File Images" start with a list of image sizes, each
2163 image size (in bytes) specified by an "uint32_t" in network
2164 byte order. This list is terminated by an "(uint32_t)0".
2165 Immediately after the terminating 0 follow the images, one by
2166 one, all aligned on "uint32_t" boundaries (size rounded up to
2167 a multiple of 4 bytes).
2168
2169 "Firmware Images" are binary images containing firmware (like
2170 U-Boot or FPGA images) which usually will be programmed to
2171 flash memory.
2172
2173 "Script files" are command sequences that will be executed by
2174 U-Boot's command interpreter; this feature is especially
2175 useful when you configure U-Boot to use a real shell (hush)
2176 as command interpreter.
2177
44f074c7
MV
2178Booting the Linux zImage:
2179-------------------------
2180
2181On some platforms, it's possible to boot Linux zImage. This is done
2182using the "bootz" command. The syntax of "bootz" command is the same
2183as the syntax of "bootm" command.
2184
8ac28563 2185Note, defining the CONFIG_SUPPORT_RAW_INITRD allows user to supply
017e1f3f
MV
2186kernel with raw initrd images. The syntax is slightly different, the
2187address of the initrd must be augmented by it's size, in the following
2188format: "<initrd addres>:<initrd size>".
2189
2729af9d
WD
2190
2191Standalone HOWTO:
2192=================
2193
2194One of the features of U-Boot is that you can dynamically load and
2195run "standalone" applications, which can use some resources of
2196U-Boot like console I/O functions or interrupt services.
2197
2198Two simple examples are included with the sources:
2199
2200"Hello World" Demo:
2201-------------------
2202
2203'examples/hello_world.c' contains a small "Hello World" Demo
2204application; it is automatically compiled when you build U-Boot.
2205It's configured to run at address 0x00040004, so you can play with it
2206like that:
2207
2208 => loads
2209 ## Ready for S-Record download ...
2210 ~>examples/hello_world.srec
2211 1 2 3 4 5 6 7 8 9 10 11 ...
2212 [file transfer complete]
2213 [connected]
2214 ## Start Addr = 0x00040004
2215
2216 => go 40004 Hello World! This is a test.
2217 ## Starting application at 0x00040004 ...
2218 Hello World
2219 argc = 7
2220 argv[0] = "40004"
2221 argv[1] = "Hello"
2222 argv[2] = "World!"
2223 argv[3] = "This"
2224 argv[4] = "is"
2225 argv[5] = "a"
2226 argv[6] = "test."
2227 argv[7] = "<NULL>"
2228 Hit any key to exit ...
2229
2230 ## Application terminated, rc = 0x0
2231
2232Another example, which demonstrates how to register a CPM interrupt
2233handler with the U-Boot code, can be found in 'examples/timer.c'.
2234Here, a CPM timer is set up to generate an interrupt every second.
2235The interrupt service routine is trivial, just printing a '.'
2236character, but this is just a demo program. The application can be
2237controlled by the following keys:
2238
2239 ? - print current values og the CPM Timer registers
2240 b - enable interrupts and start timer
2241 e - stop timer and disable interrupts
2242 q - quit application
2243
2244 => loads
2245 ## Ready for S-Record download ...
2246 ~>examples/timer.srec
2247 1 2 3 4 5 6 7 8 9 10 11 ...
2248 [file transfer complete]
2249 [connected]
2250 ## Start Addr = 0x00040004
2251
2252 => go 40004
2253 ## Starting application at 0x00040004 ...
2254 TIMERS=0xfff00980
2255 Using timer 1
2256 tgcr @ 0xfff00980, tmr @ 0xfff00990, trr @ 0xfff00994, tcr @ 0xfff00998, tcn @ 0xfff0099c, ter @ 0xfff009b0
2257
2258Hit 'b':
2259 [q, b, e, ?] Set interval 1000000 us
2260 Enabling timer
2261Hit '?':
2262 [q, b, e, ?] ........
2263 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0xef6, ter=0x0
2264Hit '?':
2265 [q, b, e, ?] .
2266 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x2ad4, ter=0x0
2267Hit '?':
2268 [q, b, e, ?] .
2269 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x1efc, ter=0x0
2270Hit '?':
2271 [q, b, e, ?] .
2272 tgcr=0x1, tmr=0xff1c, trr=0x3d09, tcr=0x0, tcn=0x169d, ter=0x0
2273Hit 'e':
2274 [q, b, e, ?] ...Stopping timer
2275Hit 'q':
2276 [q, b, e, ?] ## Application terminated, rc = 0x0
2277
2278
2729af9d
WD
2279Implementation Internals:
2280=========================
2281
2282The following is not intended to be a complete description of every
2283implementation detail. However, it should help to understand the
2284inner workings of U-Boot and make it easier to port it to custom
2285hardware.
2286
2287
2288Initial Stack, Global Data:
2289---------------------------
2290
2291The implementation of U-Boot is complicated by the fact that U-Boot
2292starts running out of ROM (flash memory), usually without access to
2293system RAM (because the memory controller is not initialized yet).
2294This means that we don't have writable Data or BSS segments, and BSS
2295is not initialized as zero. To be able to get a C environment working
2296at all, we have to allocate at least a minimal stack. Implementation
2297options for this are defined and restricted by the CPU used: Some CPU
2298models provide on-chip memory (like the IMMR area on MPC8xx and
2299MPC826x processors), on others (parts of) the data cache can be
2300locked as (mis-) used as memory, etc.
2301
218ca724 2302 Chris Hallinan posted a good summary of these issues to the
0668236b 2303 U-Boot mailing list:
2729af9d
WD
2304
2305 Subject: RE: [U-Boot-Users] RE: More On Memory Bank x (nothingness)?
2306 From: "Chris Hallinan" <[email protected]>
2307 Date: Mon, 10 Feb 2003 16:43:46 -0500 (22:43 MET)
2308 ...
2309
2310 Correct me if I'm wrong, folks, but the way I understand it
2311 is this: Using DCACHE as initial RAM for Stack, etc, does not
2312 require any physical RAM backing up the cache. The cleverness
2313 is that the cache is being used as a temporary supply of
2314 necessary storage before the SDRAM controller is setup. It's
11ccc33f 2315 beyond the scope of this list to explain the details, but you
2729af9d
WD
2316 can see how this works by studying the cache architecture and
2317 operation in the architecture and processor-specific manuals.
2318
2319 OCM is On Chip Memory, which I believe the 405GP has 4K. It
2320 is another option for the system designer to use as an
11ccc33f 2321 initial stack/RAM area prior to SDRAM being available. Either
2729af9d
WD
2322 option should work for you. Using CS 4 should be fine if your
2323 board designers haven't used it for something that would
2324 cause you grief during the initial boot! It is frequently not
2325 used.
2326
65cc0e2a 2327 CFG_SYS_INIT_RAM_ADDR should be somewhere that won't interfere
2729af9d
WD
2328 with your processor/board/system design. The default value
2329 you will find in any recent u-boot distribution in
8a316c9b 2330 walnut.h should work for you. I'd set it to a value larger
2729af9d
WD
2331 than your SDRAM module. If you have a 64MB SDRAM module, set
2332 it above 400_0000. Just make sure your board has no resources
2333 that are supposed to respond to that address! That code in
2334 start.S has been around a while and should work as is when
2335 you get the config right.
2336
2337 -Chris Hallinan
2338 DS4.COM, Inc.
2339
2340It is essential to remember this, since it has some impact on the C
2341code for the initialization procedures:
2342
2343* Initialized global data (data segment) is read-only. Do not attempt
2344 to write it.
2345
b445bbb4 2346* Do not use any uninitialized global data (or implicitly initialized
2729af9d
WD
2347 as zero data - BSS segment) at all - this is undefined, initiali-
2348 zation is performed later (when relocating to RAM).
2349
2350* Stack space is very limited. Avoid big data buffers or things like
2351 that.
2352
2353Having only the stack as writable memory limits means we cannot use
b445bbb4 2354normal global data to share information between the code. But it
2729af9d
WD
2355turned out that the implementation of U-Boot can be greatly
2356simplified by making a global data structure (gd_t) available to all
2357functions. We could pass a pointer to this data as argument to _all_
2358functions, but this would bloat the code. Instead we use a feature of
2359the GCC compiler (Global Register Variables) to share the data: we
2360place a pointer (gd) to the global data into a register which we
2361reserve for this purpose.
2362
2363When choosing a register for such a purpose we are restricted by the
2364relevant (E)ABI specifications for the current architecture, and by
2365GCC's implementation.
2366
2367For PowerPC, the following registers have specific use:
2368 R1: stack pointer
e7670f6c 2369 R2: reserved for system use
2729af9d
WD
2370 R3-R4: parameter passing and return values
2371 R5-R10: parameter passing
2372 R13: small data area pointer
2373 R30: GOT pointer
2374 R31: frame pointer
2375
e6bee808
JT
2376 (U-Boot also uses R12 as internal GOT pointer. r12
2377 is a volatile register so r12 needs to be reset when
2378 going back and forth between asm and C)
2729af9d 2379
e7670f6c 2380 ==> U-Boot will use R2 to hold a pointer to the global data
2729af9d
WD
2381
2382 Note: on PPC, we could use a static initializer (since the
2383 address of the global data structure is known at compile time),
2384 but it turned out that reserving a register results in somewhat
2385 smaller code - although the code savings are not that big (on
2386 average for all boards 752 bytes for the whole U-Boot image,
2387 624 text + 127 data).
2388
2389On ARM, the following registers are used:
2390
2391 R0: function argument word/integer result
2392 R1-R3: function argument word
12eba1b4
JH
2393 R9: platform specific
2394 R10: stack limit (used only if stack checking is enabled)
2729af9d
WD
2395 R11: argument (frame) pointer
2396 R12: temporary workspace
2397 R13: stack pointer
2398 R14: link register
2399 R15: program counter
2400
12eba1b4
JH
2401 ==> U-Boot will use R9 to hold a pointer to the global data
2402
2403 Note: on ARM, only R_ARM_RELATIVE relocations are supported.
2729af9d 2404
0df01fd3 2405On Nios II, the ABI is documented here:
047f6ec0 2406 https://www.altera.com/literature/hb/nios2/n2cpu_nii51016.pdf
0df01fd3
TC
2407
2408 ==> U-Boot will use gp to hold a pointer to the global data
2409
2410 Note: on Nios II, we give "-G0" option to gcc and don't use gp
2411 to access small data sections, so gp is free.
2412
3fafced7
RC
2413On RISC-V, the following registers are used:
2414
2415 x0: hard-wired zero (zero)
2416 x1: return address (ra)
2417 x2: stack pointer (sp)
2418 x3: global pointer (gp)
2419 x4: thread pointer (tp)
2420 x5: link register (t0)
2421 x8: frame pointer (fp)
2422 x10-x11: arguments/return values (a0-1)
2423 x12-x17: arguments (a2-7)
2424 x28-31: temporaries (t3-6)
2425 pc: program counter (pc)
2426
2427 ==> U-Boot will use gp to hold a pointer to the global data
2428
2729af9d
WD
2429System Initialization:
2430----------------------
c609719b 2431
2729af9d 2432In the reset configuration, U-Boot starts at the reset entry point
11ccc33f 2433(on most PowerPC systems at address 0x00000100). Because of the reset
b445bbb4 2434configuration for CS0# this is a mirror of the on board Flash memory.
2729af9d
WD
2435To be able to re-map memory U-Boot then jumps to its link address.
2436To be able to implement the initialization code in C, a (small!)
2437initial stack is set up in the internal Dual Ported RAM (in case CPUs
2eb48ff7
HS
2438which provide such a feature like), or in a locked part of the data
2439cache. After that, U-Boot initializes the CPU core, the caches and
2440the SIU.
2729af9d
WD
2441
2442Next, all (potentially) available memory banks are mapped using a
2443preliminary mapping. For example, we put them on 512 MB boundaries
2444(multiples of 0x20000000: SDRAM on 0x00000000 and 0x20000000, Flash
2445on 0x40000000 and 0x60000000, SRAM on 0x80000000). Then UPM A is
2446programmed for SDRAM access. Using the temporary configuration, a
2447simple memory test is run that determines the size of the SDRAM
2448banks.
2449
2450When there is more than one SDRAM bank, and the banks are of
2451different size, the largest is mapped first. For equal size, the first
2452bank (CS2#) is mapped first. The first mapping is always for address
24530x00000000, with any additional banks following immediately to create
2454contiguous memory starting from 0.
2455
2456Then, the monitor installs itself at the upper end of the SDRAM area
2457and allocates memory for use by malloc() and for the global Board
2458Info data; also, the exception vector code is copied to the low RAM
2459pages, and the final stack is set up.
2460
2461Only after this relocation will you have a "normal" C environment;
2462until that you are restricted in several ways, mostly because you are
2463running from ROM, and because the code will have to be relocated to a
2464new address in RAM.
2465
2466
1405bfdf
HS
2467Contributing
2468============
90dc6704 2469
1405bfdf
HS
2470The U-Boot projects depends on contributions from the user community.
2471If you want to participate, please, have a look at the 'General'
4c4977cb 2472section of https://docs.u-boot.org/en/latest/develop/index.html
1405bfdf 2473where we describe coding standards and the patch submission process.
This page took 1.543807 seconds and 4 git commands to generate.