]> Git Repo - J-u-boot.git/blame - configs/socfpga_arria10_defconfig
Convert CONFIG_SPL_FS_LOAD_PAYLOAD_NAME et al to Kconfig
[J-u-boot.git] / configs / socfpga_arria10_defconfig
CommitLineData
1b259403
LFT
1CONFIG_ARM=y
2CONFIG_ARCH_SOCFPGA=y
9802154a 3CONFIG_SYS_MALLOC_LEN=0x4000000
a09fea1d
TR
4CONFIG_ENV_SIZE=0x2000
5CONFIG_ENV_OFFSET=0x4400
052170c6 6CONFIG_DM_GPIO=y
2bba7807 7CONFIG_DEFAULT_DEVICE_TREE="socfpga_arria10_socdk_sdmmc"
c5a6e9f8 8CONFIG_SPL_TEXT_BASE=0xFFE00000
9ca00684 9CONFIG_SPL_DRIVERS_MISC=y
1b259403
LFT
10CONFIG_TARGET_SOCFPGA_ARRIA10_SOCDK=y
11CONFIG_IDENT_STRING="socfpga_arria10"
344a0e43 12CONFIG_SPL_FS_FAT=y
fa2c1467 13CONFIG_DISTRO_DEFAULTS=y
344a0e43 14CONFIG_FIT=y
d6b318de 15CONFIG_TIMESTAMP=y
344a0e43 16CONFIG_SPL_FIT=y
a8f3ace3 17# CONFIG_USE_SPL_FIT_GENERATOR is not set
5abc1a45
SP
18CONFIG_USE_BOOTARGS=y
19CONFIG_BOOTARGS="console=ttyS0,115200"
fa2c1467 20# CONFIG_USE_BOOTCOMMAND is not set
0817daa7 21CONFIG_DEFAULT_FDT_FILE="socfpga_arria10_socdk_sdmmc.dtb"
1a0d0b78
TFC
22CONFIG_SYS_CONSOLE_IS_IN_ENV=y
23CONFIG_SYS_CONSOLE_OVERWRITE_ROUTINE=y
24CONFIG_SYS_CONSOLE_ENV_OVERWRITE=y
78eba69d 25CONFIG_DISPLAY_BOARDINFO_LATE=y
15b4aed4 26CONFIG_CLOCKS=y
344a0e43 27CONFIG_SPL_ENV_SUPPORT=y
29bd8ada 28CONFIG_SPL_FPGA=y
cf493582 29CONFIG_SYS_MAXARGS=32
1b259403
LFT
30CONFIG_CMD_ASKENV=y
31CONFIG_CMD_GREPENV=y
32# CONFIG_CMD_FLASH is not set
1b259403 33CONFIG_CMD_GPIO=y
88663126 34CONFIG_CMD_MMC=y
c336d743 35CONFIG_CMD_USB=y
1b259403 36CONFIG_CMD_CACHE=y
1b259403 37CONFIG_CMD_EXT4_WRITE=y
43ede0bc 38CONFIG_MTDIDS_DEFAULT="nor0=ff705000.spi.0"
344a0e43 39CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-parent dmas dma-names"
5dc4dfd2 40CONFIG_ENV_IS_IN_MMC=y
8d8ee47e 41CONFIG_SYS_RELOC_GD_ENV_ADDR=y
0817daa7 42CONFIG_VERSION_VARIABLE=y
1b259403 43CONFIG_SPL_DM_SEQ_ALIAS=y
1b259403 44CONFIG_DWAPB_GPIO=y
344a0e43 45CONFIG_FS_LOADER=y
b071a077 46CONFIG_SPL_FS_LOADER=y
1a0d0b78 47CONFIG_MMC_DW=y
888f184a 48CONFIG_MTD=y
1a0d0b78
TFC
49CONFIG_PHY_MICREL=y
50CONFIG_PHY_MICREL_KSZ90X1=y
2af5d51c
MV
51CONFIG_DM_ETH=y
52CONFIG_ETH_DESIGNWARE=y
d7869b21 53CONFIG_MII=y
f1b1f770 54CONFIG_SPI=y
331c3722
MV
55CONFIG_TIMER=y
56CONFIG_SPL_TIMER=y
57CONFIG_DESIGNWARE_APB_TIMER=y
c336d743 58CONFIG_USB=y
c336d743 59CONFIG_USB_DWC2=y
e263607a 60# CONFIG_SPL_WDT is not set
This page took 0.610091 seconds and 4 git commands to generate.