]> Git Repo - J-u-boot.git/blame - drivers/power/axp221.c
sunxi: power: Make all voltages configurable through Kconfig
[J-u-boot.git] / drivers / power / axp221.c
CommitLineData
5c7f10fd 1/*
bdcdf846
HG
2 * AXP221 and AXP223 driver
3 *
4 * IMPORTANT when making changes to this file check that the registers
5 * used are the same for the axp221 and axp223.
6 *
7 * (C) Copyright 2014 Hans de Goede <[email protected]>
5c7f10fd
OS
8 * (C) Copyright 2013 Oliver Schinagl <[email protected]>
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#include <common.h>
14#include <errno.h>
f7c7ab63 15#include <asm/arch/gpio.h>
1d624a4f 16#include <asm/arch/pmic_bus.h>
5c7f10fd
OS
17#include <axp221.h>
18
19static u8 axp221_mvolt_to_cfg(int mvolt, int min, int max, int div)
20{
21 if (mvolt < min)
22 mvolt = min;
23 else if (mvolt > max)
24 mvolt = max;
25
26 return (mvolt - min) / div;
27}
28
5c7f10fd
OS
29int axp221_set_dcdc1(unsigned int mvolt)
30{
31 int ret;
32 u8 cfg = axp221_mvolt_to_cfg(mvolt, 1600, 3400, 100);
33
50e0d5e6 34 if (mvolt == 0)
1d624a4f
HG
35 return pmic_bus_clrbits(AXP221_OUTPUT_CTRL1,
36 AXP221_OUTPUT_CTRL1_DCDC1_EN);
50e0d5e6 37
bdcdf846 38 ret = pmic_bus_write(AXP221_DCDC1_CTRL, cfg);
5c7f10fd
OS
39 if (ret)
40 return ret;
41
1d624a4f
HG
42 ret = pmic_bus_setbits(AXP221_OUTPUT_CTRL2,
43 AXP221_OUTPUT_CTRL2_DCDC1SW_EN);
50e0d5e6
HG
44 if (ret)
45 return ret;
46
1d624a4f
HG
47 return pmic_bus_setbits(AXP221_OUTPUT_CTRL1,
48 AXP221_OUTPUT_CTRL1_DCDC1_EN);
5c7f10fd
OS
49}
50
51int axp221_set_dcdc2(unsigned int mvolt)
52{
50e0d5e6 53 int ret;
5c7f10fd
OS
54 u8 cfg = axp221_mvolt_to_cfg(mvolt, 600, 1540, 20);
55
50e0d5e6 56 if (mvolt == 0)
1d624a4f
HG
57 return pmic_bus_clrbits(AXP221_OUTPUT_CTRL1,
58 AXP221_OUTPUT_CTRL1_DCDC2_EN);
50e0d5e6
HG
59
60 ret = pmic_bus_write(AXP221_DCDC2_CTRL, cfg);
61 if (ret)
62 return ret;
63
1d624a4f
HG
64 return pmic_bus_setbits(AXP221_OUTPUT_CTRL1,
65 AXP221_OUTPUT_CTRL1_DCDC2_EN);
5c7f10fd
OS
66}
67
68int axp221_set_dcdc3(unsigned int mvolt)
69{
50e0d5e6 70 int ret;
5c7f10fd
OS
71 u8 cfg = axp221_mvolt_to_cfg(mvolt, 600, 1860, 20);
72
50e0d5e6 73 if (mvolt == 0)
1d624a4f
HG
74 return pmic_bus_clrbits(AXP221_OUTPUT_CTRL1,
75 AXP221_OUTPUT_CTRL1_DCDC3_EN);
50e0d5e6
HG
76
77 ret = pmic_bus_write(AXP221_DCDC3_CTRL, cfg);
78 if (ret)
79 return ret;
80
1d624a4f
HG
81 return pmic_bus_setbits(AXP221_OUTPUT_CTRL1,
82 AXP221_OUTPUT_CTRL1_DCDC3_EN);
5c7f10fd
OS
83}
84
85int axp221_set_dcdc4(unsigned int mvolt)
86{
50e0d5e6 87 int ret;
5c7f10fd
OS
88 u8 cfg = axp221_mvolt_to_cfg(mvolt, 600, 1540, 20);
89
50e0d5e6 90 if (mvolt == 0)
1d624a4f
HG
91 return pmic_bus_clrbits(AXP221_OUTPUT_CTRL1,
92 AXP221_OUTPUT_CTRL1_DCDC4_EN);
50e0d5e6
HG
93
94 ret = pmic_bus_write(AXP221_DCDC4_CTRL, cfg);
95 if (ret)
96 return ret;
97
1d624a4f
HG
98 return pmic_bus_setbits(AXP221_OUTPUT_CTRL1,
99 AXP221_OUTPUT_CTRL1_DCDC4_EN);
5c7f10fd
OS
100}
101
102int axp221_set_dcdc5(unsigned int mvolt)
103{
50e0d5e6 104 int ret;
5c7f10fd
OS
105 u8 cfg = axp221_mvolt_to_cfg(mvolt, 1000, 2550, 50);
106
50e0d5e6 107 if (mvolt == 0)
1d624a4f
HG
108 return pmic_bus_clrbits(AXP221_OUTPUT_CTRL1,
109 AXP221_OUTPUT_CTRL1_DCDC5_EN);
50e0d5e6
HG
110
111 ret = pmic_bus_write(AXP221_DCDC5_CTRL, cfg);
112 if (ret)
113 return ret;
114
1d624a4f
HG
115 return pmic_bus_setbits(AXP221_OUTPUT_CTRL1,
116 AXP221_OUTPUT_CTRL1_DCDC5_EN);
5c7f10fd
OS
117}
118
119int axp221_set_dldo1(unsigned int mvolt)
120{
121 int ret;
122 u8 cfg = axp221_mvolt_to_cfg(mvolt, 700, 3300, 100);
123
50e0d5e6 124 if (mvolt == 0)
1d624a4f
HG
125 return pmic_bus_clrbits(AXP221_OUTPUT_CTRL2,
126 AXP221_OUTPUT_CTRL2_DLDO1_EN);
50e0d5e6 127
bdcdf846 128 ret = pmic_bus_write(AXP221_DLDO1_CTRL, cfg);
5c7f10fd
OS
129 if (ret)
130 return ret;
131
1d624a4f
HG
132 return pmic_bus_setbits(AXP221_OUTPUT_CTRL2,
133 AXP221_OUTPUT_CTRL2_DLDO1_EN);
5c7f10fd
OS
134}
135
136int axp221_set_dldo2(unsigned int mvolt)
137{
138 int ret;
139 u8 cfg = axp221_mvolt_to_cfg(mvolt, 700, 3300, 100);
140
50e0d5e6 141 if (mvolt == 0)
1d624a4f
HG
142 return pmic_bus_clrbits(AXP221_OUTPUT_CTRL2,
143 AXP221_OUTPUT_CTRL2_DLDO2_EN);
50e0d5e6 144
bdcdf846 145 ret = pmic_bus_write(AXP221_DLDO2_CTRL, cfg);
5c7f10fd
OS
146 if (ret)
147 return ret;
148
1d624a4f
HG
149 return pmic_bus_setbits(AXP221_OUTPUT_CTRL2,
150 AXP221_OUTPUT_CTRL2_DLDO2_EN);
5c7f10fd
OS
151}
152
153int axp221_set_dldo3(unsigned int mvolt)
154{
155 int ret;
156 u8 cfg = axp221_mvolt_to_cfg(mvolt, 700, 3300, 100);
157
50e0d5e6 158 if (mvolt == 0)
1d624a4f
HG
159 return pmic_bus_clrbits(AXP221_OUTPUT_CTRL2,
160 AXP221_OUTPUT_CTRL2_DLDO3_EN);
50e0d5e6 161
bdcdf846 162 ret = pmic_bus_write(AXP221_DLDO3_CTRL, cfg);
5c7f10fd
OS
163 if (ret)
164 return ret;
165
1d624a4f
HG
166 return pmic_bus_setbits(AXP221_OUTPUT_CTRL2,
167 AXP221_OUTPUT_CTRL2_DLDO3_EN);
5c7f10fd
OS
168}
169
170int axp221_set_dldo4(unsigned int mvolt)
171{
172 int ret;
173 u8 cfg = axp221_mvolt_to_cfg(mvolt, 700, 3300, 100);
174
50e0d5e6 175 if (mvolt == 0)
1d624a4f
HG
176 return pmic_bus_clrbits(AXP221_OUTPUT_CTRL2,
177 AXP221_OUTPUT_CTRL2_DLDO4_EN);
50e0d5e6 178
bdcdf846 179 ret = pmic_bus_write(AXP221_DLDO4_CTRL, cfg);
5c7f10fd
OS
180 if (ret)
181 return ret;
182
1d624a4f
HG
183 return pmic_bus_setbits(AXP221_OUTPUT_CTRL2,
184 AXP221_OUTPUT_CTRL2_DLDO4_EN);
5c7f10fd
OS
185}
186
187int axp221_set_aldo1(unsigned int mvolt)
188{
189 int ret;
190 u8 cfg = axp221_mvolt_to_cfg(mvolt, 700, 3300, 100);
191
50e0d5e6 192 if (mvolt == 0)
1d624a4f
HG
193 return pmic_bus_clrbits(AXP221_OUTPUT_CTRL1,
194 AXP221_OUTPUT_CTRL1_ALDO1_EN);
50e0d5e6 195
bdcdf846 196 ret = pmic_bus_write(AXP221_ALDO1_CTRL, cfg);
5c7f10fd
OS
197 if (ret)
198 return ret;
199
1d624a4f
HG
200 return pmic_bus_setbits(AXP221_OUTPUT_CTRL1,
201 AXP221_OUTPUT_CTRL1_ALDO1_EN);
5c7f10fd
OS
202}
203
204int axp221_set_aldo2(unsigned int mvolt)
205{
206 int ret;
207 u8 cfg = axp221_mvolt_to_cfg(mvolt, 700, 3300, 100);
208
50e0d5e6 209 if (mvolt == 0)
1d624a4f
HG
210 return pmic_bus_clrbits(AXP221_OUTPUT_CTRL1,
211 AXP221_OUTPUT_CTRL1_ALDO2_EN);
50e0d5e6 212
bdcdf846 213 ret = pmic_bus_write(AXP221_ALDO2_CTRL, cfg);
5c7f10fd
OS
214 if (ret)
215 return ret;
216
1d624a4f
HG
217 return pmic_bus_setbits(AXP221_OUTPUT_CTRL1,
218 AXP221_OUTPUT_CTRL1_ALDO2_EN);
5c7f10fd
OS
219}
220
221int axp221_set_aldo3(unsigned int mvolt)
222{
223 int ret;
224 u8 cfg = axp221_mvolt_to_cfg(mvolt, 700, 3300, 100);
225
50e0d5e6 226 if (mvolt == 0)
1d624a4f
HG
227 return pmic_bus_clrbits(AXP221_OUTPUT_CTRL3,
228 AXP221_OUTPUT_CTRL3_ALDO3_EN);
50e0d5e6 229
bdcdf846 230 ret = pmic_bus_write(AXP221_ALDO3_CTRL, cfg);
5c7f10fd
OS
231 if (ret)
232 return ret;
233
1d624a4f
HG
234 return pmic_bus_setbits(AXP221_OUTPUT_CTRL3,
235 AXP221_OUTPUT_CTRL3_ALDO3_EN);
5c7f10fd
OS
236}
237
6906df1a
SS
238int axp221_set_eldo(int eldo_num, unsigned int mvolt)
239{
240 int ret;
241 u8 cfg = axp221_mvolt_to_cfg(mvolt, 700, 3300, 100);
242 u8 addr, bits;
243
244 switch (eldo_num) {
245 case 3:
246 addr = AXP221_ELDO3_CTRL;
247 bits = AXP221_OUTPUT_CTRL2_ELDO3_EN;
248 break;
249 case 2:
250 addr = AXP221_ELDO2_CTRL;
251 bits = AXP221_OUTPUT_CTRL2_ELDO2_EN;
252 break;
253 case 1:
254 addr = AXP221_ELDO1_CTRL;
255 bits = AXP221_OUTPUT_CTRL2_ELDO1_EN;
256 break;
257 default:
258 return -EINVAL;
259 }
260
261 if (mvolt == 0)
1d624a4f 262 return pmic_bus_clrbits(AXP221_OUTPUT_CTRL2, bits);
6906df1a
SS
263
264 ret = pmic_bus_write(addr, cfg);
265 if (ret)
266 return ret;
267
1d624a4f 268 return pmic_bus_setbits(AXP221_OUTPUT_CTRL2, bits);
6906df1a
SS
269}
270
5c7f10fd
OS
271int axp221_init(void)
272{
3c781190
HG
273 /* This cannot be 0 because it is used in SPL before BSS is ready */
274 static int needs_init = 1;
5c7f10fd
OS
275 u8 axp_chip_id;
276 int ret;
277
3c781190
HG
278 if (!needs_init)
279 return 0;
280
bdcdf846 281 ret = pmic_bus_init();
5c7f10fd
OS
282 if (ret)
283 return ret;
284
bdcdf846 285 ret = pmic_bus_read(AXP221_CHIP_ID, &axp_chip_id);
5c7f10fd
OS
286 if (ret)
287 return ret;
288
289 if (!(axp_chip_id == 0x6 || axp_chip_id == 0x7 || axp_chip_id == 0x17))
290 return -ENODEV;
291
3c781190 292 needs_init = 0;
5c7f10fd
OS
293 return 0;
294}
f3fba566
HG
295
296int axp221_get_sid(unsigned int *sid)
297{
298 u8 *dest = (u8 *)sid;
299 int i, ret;
300
301 ret = axp221_init();
302 if (ret)
303 return ret;
304
bdcdf846 305 ret = pmic_bus_write(AXP221_PAGE, 1);
f3fba566
HG
306 if (ret)
307 return ret;
308
309 for (i = 0; i < 16; i++) {
bdcdf846 310 ret = pmic_bus_read(AXP221_SID + i, &dest[i]);
f3fba566
HG
311 if (ret)
312 return ret;
313 }
314
bdcdf846 315 pmic_bus_write(AXP221_PAGE, 0);
f3fba566
HG
316
317 for (i = 0; i < 4; i++)
318 sid[i] = be32_to_cpu(sid[i]);
319
320 return 0;
321}
This page took 0.17131 seconds and 4 git commands to generate.