[J-u-boot.git] / board / freescale / mpc8569mds / mpc8569mds.c

/*
 * Copyright 2009 Freescale Semiconductor.
 *
 * (C) Copyright 2002 Scott McNutt <[email protected]>
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.	 See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

#include <common.h>
#include <pci.h>
#include <asm/processor.h>
#include <asm/mmu.h>
#include <asm/immap_85xx.h>
#include <asm/fsl_pci.h>
#include <asm/fsl_ddr_sdram.h>
#include <asm/io.h>
#include <spd_sdram.h>
#include <i2c.h>
#include <ioports.h>
#include <libfdt.h>
#include <fdt_support.h>

#include "bcsr.h"

phys_size_t fixed_sdram(void);

const qe_iop_conf_t qe_iop_conf_tab[] = {
	/* QE_MUX_MDC */
	{2,  31, 1, 0, 1}, /* QE_MUX_MDC               */

	/* QE_MUX_MDIO */
	{2,  30, 3, 0, 2}, /* QE_MUX_MDIO              */

#if defined(CONFIG_SYS_UCC_RGMII_MODE)
	/* UCC_1_RGMII */
	{2, 11, 2, 0, 1}, /* CLK12 */
	{0,  0, 1, 0, 3}, /* ENET1_TXD0_SER1_TXD0      */
	{0,  1, 1, 0, 3}, /* ENET1_TXD1_SER1_TXD1      */
	{0,  2, 1, 0, 1}, /* ENET1_TXD2_SER1_TXD2      */
	{0,  3, 1, 0, 2}, /* ENET1_TXD3_SER1_TXD3      */
	{0,  6, 2, 0, 3}, /* ENET1_RXD0_SER1_RXD0      */
	{0,  7, 2, 0, 1}, /* ENET1_RXD1_SER1_RXD1      */
	{0,  8, 2, 0, 2}, /* ENET1_RXD2_SER1_RXD2      */
	{0,  9, 2, 0, 2}, /* ENET1_RXD3_SER1_RXD3      */
	{0,  4, 1, 0, 2}, /* ENET1_TX_EN_SER1_RTS_B    */
	{0, 12, 2, 0, 3}, /* ENET1_RX_DV_SER1_CTS_B    */
	{2,  8, 2, 0, 1}, /* ENET1_GRXCLK              */
	{2, 20, 1, 0, 2}, /* ENET1_GTXCLK              */

	/* UCC_2_RGMII */
	{2, 16, 2, 0, 3}, /* CLK17 */
	{0, 14, 1, 0, 2}, /* ENET2_TXD0_SER2_TXD0      */
	{0, 15, 1, 0, 2}, /* ENET2_TXD1_SER2_TXD1      */
	{0, 16, 1, 0, 1}, /* ENET2_TXD2_SER2_TXD2      */
	{0, 17, 1, 0, 1}, /* ENET2_TXD3_SER2_TXD3      */
	{0, 20, 2, 0, 2}, /* ENET2_RXD0_SER2_RXD0      */
	{0, 21, 2, 0, 1}, /* ENET2_RXD1_SER2_RXD1      */
	{0, 22, 2, 0, 1}, /* ENET2_RXD2_SER2_RXD2      */
	{0, 23, 2, 0, 1}, /* ENET2_RXD3_SER2_RXD3      */
	{0, 18, 1, 0, 2}, /* ENET2_TX_EN_SER2_RTS_B    */
	{0, 26, 2, 0, 3}, /* ENET2_RX_DV_SER2_CTS_B    */
	{2,  3, 2, 0, 1}, /* ENET2_GRXCLK              */
	{2,  2, 1, 0, 2}, /* ENET2_GTXCLK              */

	/* UCC_3_RGMII */
	{2, 11, 2, 0, 1}, /* CLK12 */
	{0, 29, 1, 0, 2}, /* ENET3_TXD0_SER3_TXD0      */
	{0, 30, 1, 0, 3}, /* ENET3_TXD1_SER3_TXD1      */
	{0, 31, 1, 0, 2}, /* ENET3_TXD2_SER3_TXD2      */
	{1,  0, 1, 0, 3}, /* ENET3_TXD3_SER3_TXD3      */
	{1,  3, 2, 0, 3}, /* ENET3_RXD0_SER3_RXD0      */
	{1,  4, 2, 0, 1}, /* ENET3_RXD1_SER3_RXD1      */
	{1,  5, 2, 0, 2}, /* ENET3_RXD2_SER3_RXD2      */
	{1,  6, 2, 0, 3}, /* ENET3_RXD3_SER3_RXD3      */
	{1,  1, 1, 0, 1}, /* ENET3_TX_EN_SER3_RTS_B    */
	{1,  9, 2, 0, 3}, /* ENET3_RX_DV_SER3_CTS_B    */
	{2,  9, 2, 0, 2}, /* ENET3_GRXCLK              */
	{2, 25, 1, 0, 2}, /* ENET3_GTXCLK              */

	/* UCC_4_RGMII */
	{2, 16, 2, 0, 3}, /* CLK17 */
	{1, 12, 1, 0, 2}, /* ENET4_TXD0_SER4_TXD0      */
	{1, 13, 1, 0, 2}, /* ENET4_TXD1_SER4_TXD1      */
	{1, 14, 1, 0, 1}, /* ENET4_TXD2_SER4_TXD2      */
	{1, 15, 1, 0, 2}, /* ENET4_TXD3_SER4_TXD3      */
	{1, 18, 2, 0, 2}, /* ENET4_RXD0_SER4_RXD0      */
	{1, 19, 2, 0, 1}, /* ENET4_RXD1_SER4_RXD1      */
	{1, 20, 2, 0, 1}, /* ENET4_RXD2_SER4_RXD2      */
	{1, 21, 2, 0, 2}, /* ENET4_RXD3_SER4_RXD3      */
	{1, 16, 1, 0, 2}, /* ENET4_TX_EN_SER4_RTS_B    */
	{1, 24, 2, 0, 3}, /* ENET4_RX_DV_SER4_CTS_B    */
	{2, 17, 2, 0, 2}, /* ENET4_GRXCLK              */
	{2, 24, 1, 0, 2}, /* ENET4_GTXCLK              */

#elif defined(CONFIG_SYS_UCC_RMII_MODE)
	/* UCC_1_RMII */
	{2, 15, 2, 0, 1}, /* CLK16 */
	{0,  0, 1, 0, 3}, /* ENET1_TXD0_SER1_TXD0      */
	{0,  1, 1, 0, 3}, /* ENET1_TXD1_SER1_TXD1      */
	{0,  6, 2, 0, 3}, /* ENET1_RXD0_SER1_RXD0      */
	{0,  7, 2, 0, 1}, /* ENET1_RXD1_SER1_RXD1      */
	{0,  4, 1, 0, 2}, /* ENET1_TX_EN_SER1_RTS_B    */
	{0, 12, 2, 0, 3}, /* ENET1_RX_DV_SER1_CTS_B    */

	/* UCC_2_RMII */
	{2, 15, 2, 0, 1}, /* CLK16 */
	{0, 14, 1, 0, 2}, /* ENET2_TXD0_SER2_TXD0      */
	{0, 15, 1, 0, 2}, /* ENET2_TXD1_SER2_TXD1      */
	{0, 20, 2, 0, 2}, /* ENET2_RXD0_SER2_RXD0      */
	{0, 21, 2, 0, 1}, /* ENET2_RXD1_SER2_RXD1      */
	{0, 18, 1, 0, 2}, /* ENET2_TX_EN_SER2_RTS_B    */
	{0, 26, 2, 0, 3}, /* ENET2_RX_DV_SER2_CTS_B    */

	/* UCC_3_RMII */
	{2, 15, 2, 0, 1}, /* CLK16 */
	{0, 29, 1, 0, 2}, /* ENET3_TXD0_SER3_TXD0      */
	{0, 30, 1, 0, 3}, /* ENET3_TXD1_SER3_TXD1      */
	{1,  3, 2, 0, 3}, /* ENET3_RXD0_SER3_RXD0      */
	{1,  4, 2, 0, 1}, /* ENET3_RXD1_SER3_RXD1      */
	{1,  1, 1, 0, 1}, /* ENET3_TX_EN_SER3_RTS_B    */
	{1,  9, 2, 0, 3}, /* ENET3_RX_DV_SER3_CTS_B    */

	/* UCC_4_RMII */
	{2, 15, 2, 0, 1}, /* CLK16 */
	{1, 12, 1, 0, 2}, /* ENET4_TXD0_SER4_TXD0      */
	{1, 13, 1, 0, 2}, /* ENET4_TXD1_SER4_TXD1      */
	{1, 18, 2, 0, 2}, /* ENET4_RXD0_SER4_RXD0      */
	{1, 19, 2, 0, 1}, /* ENET4_RXD1_SER4_RXD1      */
	{1, 16, 1, 0, 2}, /* ENET4_TX_EN_SER4_RTS_B    */
	{1, 24, 2, 0, 3}, /* ENET4_RX_DV_SER4_CTS_B    */
#endif

	/* UART1 is muxed with QE PortF bit [9-12].*/
	{5, 12, 2, 0, 3}, /* UART1_SIN */
	{5, 9,  1, 0, 3}, /* UART1_SOUT */
	{5, 10, 2, 0, 3}, /* UART1_CTS_B */
	{5, 11, 1, 0, 2}, /* UART1_RTS_B */

	{0,  0, 0, 0, QE_IOP_TAB_END} /* END of table */
};

void local_bus_init(void);

int board_early_init_f (void)
{
	/*
	 * Initialize local bus.
	 */
	local_bus_init ();

	enable_8569mds_flash_write();

#ifdef CONFIG_QE
	enable_8569mds_qe_uec();
#endif

#if CONFIG_SYS_I2C2_OFFSET
	/* Enable I2C2 signals instead of SD signals */
	volatile struct ccsr_gur *gur;
	gur = (struct ccsr_gur *)(CONFIG_SYS_IMMR + 0xe0000);
	gur->plppar1 &= ~PLPPAR1_I2C_BIT_MASK;
	gur->plppar1 |= PLPPAR1_I2C2_VAL;
	gur->plpdir1 &= ~PLPDIR1_I2C_BIT_MASK;
	gur->plpdir1 |= PLPDIR1_I2C2_VAL;

	disable_8569mds_brd_eeprom_write_protect();
#endif

	return 0;
}

int checkboard (void)
{
	printf ("Board: 8569 MDS\n");

	return 0;
}

phys_size_t
initdram(int board_type)
{
	long dram_size = 0;

	puts("Initializing\n");

#if defined(CONFIG_DDR_DLL)
	/*
	 * Work around to stabilize DDR DLL MSYNC_IN.
	 * Errata DDR9 seems to have been fixed.
	 * This is now the workaround for Errata DDR11:
	 *    Override DLL = 1, Course Adj = 1, Tap Select = 0
	 */
	volatile ccsr_gur_t *gur =
			(void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);

	out_be32(&gur->ddrdllcr, 0x81000000);
	udelay(200);
#endif

#ifdef CONFIG_SPD_EEPROM
	dram_size = fsl_ddr_sdram();
#else
	dram_size = fixed_sdram();
#endif

	dram_size = setup_ddr_tlbs(dram_size / 0x100000);
	dram_size *= 0x100000;

	puts("    DDR: ");
	return dram_size;
}

#if !defined(CONFIG_SPD_EEPROM)
phys_size_t fixed_sdram(void)
{
	volatile ccsr_ddr_t *ddr = (ccsr_ddr_t *)CONFIG_SYS_MPC85xx_DDR_ADDR;
	uint d_init;

	out_be32(&ddr->cs0_bnds, CONFIG_SYS_DDR_CS0_BNDS);
	out_be32(&ddr->cs0_config, CONFIG_SYS_DDR_CS0_CONFIG);
	out_be32(&ddr->timing_cfg_3, CONFIG_SYS_DDR_TIMING_3);
	out_be32(&ddr->timing_cfg_0, CONFIG_SYS_DDR_TIMING_0);
	out_be32(&ddr->timing_cfg_1, CONFIG_SYS_DDR_TIMING_1);
	out_be32(&ddr->timing_cfg_2, CONFIG_SYS_DDR_TIMING_2);
	out_be32(&ddr->sdram_cfg, CONFIG_SYS_DDR_SDRAM_CFG);
	out_be32(&ddr->sdram_cfg_2, CONFIG_SYS_DDR_SDRAM_CFG_2);
	out_be32(&ddr->sdram_mode, CONFIG_SYS_DDR_SDRAM_MODE);
	out_be32(&ddr->sdram_mode_2, CONFIG_SYS_DDR_SDRAM_MODE_2);
	out_be32(&ddr->sdram_interval, CONFIG_SYS_DDR_SDRAM_INTERVAL);
	out_be32(&ddr->sdram_data_init, CONFIG_SYS_DDR_DATA_INIT);
	out_be32(&ddr->sdram_clk_cntl, CONFIG_SYS_DDR_SDRAM_CLK_CNTL);
	out_be32(&ddr->timing_cfg_4, CONFIG_SYS_DDR_TIMING_4);
	out_be32(&ddr->timing_cfg_5, CONFIG_SYS_DDR_TIMING_5);
	out_be32(&ddr->ddr_zq_cntl, CONFIG_SYS_DDR_ZQ_CNTL);
	out_be32(&ddr->ddr_wrlvl_cntl, CONFIG_SYS_DDR_WRLVL_CNTL);
	out_be32(&ddr->sdram_cfg_2, CONFIG_SYS_DDR_SDRAM_CFG_2);
#if defined (CONFIG_DDR_ECC)
	out_be32(&ddr->err_int_en, CONFIG_SYS_DDR_ERR_INT_EN);
	out_be32(&ddr->err_disable, CONFIG_SYS_DDR_ERR_DIS);
	out_be32(&ddr->err_sbe, CONFIG_SYS_DDR_SBE);
#endif
	udelay(500);

	out_be32(&ddr->sdram_cfg, CONFIG_SYS_DDR_CONTROL);
#if defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
	d_init = 1;
	debug("DDR - 1st controller: memory initializing\n");
	/*
	 * Poll until memory is initialized.
	 * 512 Meg at 400 might hit this 200 times or so.
	 */
	while ((ddr->sdram_cfg_2 & (d_init << 4)) != 0) {
		udelay(1000);
	}
	debug("DDR: memory initialized\n\n");
	udelay(500);
#endif
	return CONFIG_SYS_SDRAM_SIZE * 1024 * 1024;
}
#endif

/*
 * Initialize Local Bus
 */
void
local_bus_init(void)
{
	volatile ccsr_gur_t *gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
	volatile ccsr_lbc_t *lbc = (void *)(CONFIG_SYS_MPC85xx_LBC_ADDR);

	uint clkdiv;
	uint lbc_hz;
	sys_info_t sysinfo;

	get_sys_info(&sysinfo);
	clkdiv = (lbc->lcrr & LCRR_CLKDIV) * 2;
	lbc_hz = sysinfo.freqSystemBus / 1000000 / clkdiv;

	out_be32(&gur->lbiuiplldcr1, 0x00078080);
	if (clkdiv == 16)
		out_be32(&gur->lbiuiplldcr0, 0x7c0f1bf0);
	else if (clkdiv == 8)
		out_be32(&gur->lbiuiplldcr0, 0x6c0f1bf0);
	else if (clkdiv == 4)
		out_be32(&gur->lbiuiplldcr0, 0x5c0f1bf0);

	out_be32(&lbc->lcrr, (u32)in_be32(&lbc->lcrr)| 0x00030000);
}

#ifdef CONFIG_PCIE1
static struct pci_controller pcie1_hose;
#endif  /* CONFIG_PCIE1 */

int first_free_busno = 0;

#ifdef CONFIG_PCI
void
pci_init_board(void)
{
	volatile ccsr_gur_t *gur;
	uint io_sel;
	uint host_agent;

	gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
	io_sel = (gur->pordevsr & MPC85xx_PORDEVSR_IO_SEL) >> 19;
	host_agent = (gur->porbmsr & MPC85xx_PORBMSR_HA) >> 16;

#ifdef CONFIG_PCIE1
{
	volatile ccsr_fsl_pci_t *pci;
	struct pci_controller *hose;
	int pcie_ep;
	struct pci_region *r;
	int pcie_configured;

	pci = (ccsr_fsl_pci_t *) CONFIG_SYS_PCIE1_ADDR;
	hose = &pcie1_hose;
	pcie_ep = is_fsl_pci_agent(LAW_TRGT_IF_PCIE_1, host_agent);
	r = hose->regions;
	pcie_configured = is_fsl_pci_cfg(LAW_TRGT_IF_PCIE_1, io_sel);

	if (pcie_configured && !(gur->devdisr & MPC85xx_DEVDISR_PCIE)){
		printf ("\n    PCIE connected to slot as %s (base address %x)",
			pcie_ep ? "End Point" : "Root Complex",
			(uint)pci);

		if (pci->pme_msg_det) {
			pci->pme_msg_det = 0xffffffff;
			debug (" with errors.  Clearing. Now 0x%08x",
				pci->pme_msg_det);
		}
		printf ("\n");

		/* outbound memory */
		pci_set_region(r++,
				CONFIG_SYS_PCIE1_MEM_BUS,
				CONFIG_SYS_PCIE1_MEM_PHYS,
				CONFIG_SYS_PCIE1_MEM_SIZE,
				PCI_REGION_MEM);

		/* outbound io */
		pci_set_region(r++,
				CONFIG_SYS_PCIE1_IO_BUS,
				CONFIG_SYS_PCIE1_IO_PHYS,
				CONFIG_SYS_PCIE1_IO_SIZE,
				PCI_REGION_IO);

		hose->region_count = r - hose->regions;

		hose->first_busno=first_free_busno;

		fsl_pci_init(hose, (u32)&pci->cfg_addr, (u32)&pci->cfg_data);
		printf ("PCIE on bus %02x - %02x\n",
				hose->first_busno,hose->last_busno);

		first_free_busno=hose->last_busno+1;

	} else {
		printf ("    PCIE: disabled\n");
	}
}
#else
	gur->devdisr |= MPC85xx_DEVDISR_PCIE; /* disable */
#endif
}
#endif /* CONFIG_PCI */

#if defined(CONFIG_OF_BOARD_SETUP)
void ft_board_setup(void *blob, bd_t *bd)
{
#if defined(CONFIG_SYS_UCC_RMII_MODE)
	int nodeoff, off, err;
	unsigned int val;
	const u32 *ph;
	const u32 *index;

	/* fixup device tree for supporting rmii mode */
	nodeoff = -1;
	while ((nodeoff = fdt_node_offset_by_compatible(blob, nodeoff,
				"ucc_geth")) >= 0) {
		err = fdt_setprop_string(blob, nodeoff, "tx-clock-name",
						"clk16");
		if (err < 0) {
			printf("WARNING: could not set tx-clock-name %s.\n",
				fdt_strerror(err));
			break;
		}

		err = fdt_setprop_string(blob, nodeoff, "phy-connection-type",
					"rmii");
		if (err < 0) {
			printf("WARNING: could not set phy-connection-type "
				"%s.\n", fdt_strerror(err));
			break;
		}

		index = fdt_getprop(blob, nodeoff, "cell-index", 0);
		if (index == NULL) {
			printf("WARNING: could not get cell-index of ucc\n");
			break;
		}

		ph = fdt_getprop(blob, nodeoff, "phy-handle", 0);
		if (ph == NULL) {
			printf("WARNING: could not get phy-handle of ucc\n");
			break;
		}

		off = fdt_node_offset_by_phandle(blob, *ph);
		if (off < 0) {
			printf("WARNING: could not get phy node	%s.\n",
				fdt_strerror(err));
			break;
		}

		val = 0x7 + *index; /* RMII phy address starts from 0x8 */

		err = fdt_setprop(blob, off, "reg", &val, sizeof(u32));
		if (err < 0) {
			printf("WARNING: could not set reg for phy-handle "
				"%s.\n", fdt_strerror(err));
			break;
		}
	}
#endif
	ft_cpu_setup(blob, bd);

#ifdef CONFIG_PCIE1
	ft_fsl_pci_setup(blob, "pci1", &pcie1_hose);
#endif
}
#endif
Commit	Line	Data
765547dc HW	1	/*
	2	* Copyright 2009 Freescale Semiconductor.
	3	*
	4	* (C) Copyright 2002 Scott McNutt <[email protected]>
	5	*
	6	* See file CREDITS for list of people who contributed to this
	7	* project.
	8	*
	9	* This program is free software; you can redistribute it and/or
	10	* modify it under the terms of the GNU General Public License as
	11	* published by the Free Software Foundation; either version 2 of
	12	* the License, or (at your option) any later version.
	13	*
	14	* This program is distributed in the hope that it will be useful,
	15	* but WITHOUT ANY WARRANTY; without even the implied warranty of
	16	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
	17	* GNU General Public License for more details.
	18	*
	19	* You should have received a copy of the GNU General Public License
	20	* along with this program; if not, write to the Free Software
	21	* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
	22	* MA 02111-1307 USA
	23	*/
	24
	25	#include <common.h>
	26	#include <pci.h>
	27	#include <asm/processor.h>
	28	#include <asm/mmu.h>
	29	#include <asm/immap_85xx.h>
c8514622	30	#include <asm/fsl_pci.h>
765547dc HW	31	#include <asm/fsl_ddr_sdram.h>
	32	#include <asm/io.h>
	33	#include <spd_sdram.h>
	34	#include <i2c.h>
	35	#include <ioports.h>
	36	#include <libfdt.h>
	37	#include <fdt_support.h>
	38
	39	#include "bcsr.h"
	40
	41	phys_size_t fixed_sdram(void);
	42
	43	const qe_iop_conf_t qe_iop_conf_tab[] = {
	44	/* QE_MUX_MDC */
	45	{2, 31, 1, 0, 1}, /* QE_MUX_MDC */
	46
	47	/* QE_MUX_MDIO */
	48	{2, 30, 3, 0, 2}, /* QE_MUX_MDIO */
	49
f82107f6	50	#if defined(CONFIG_SYS_UCC_RGMII_MODE)
765547dc HW	51	/* UCC_1_RGMII */
	52	{2, 11, 2, 0, 1}, /* CLK12 */
	53	{0, 0, 1, 0, 3}, /* ENET1_TXD0_SER1_TXD0 */
	54	{0, 1, 1, 0, 3}, /* ENET1_TXD1_SER1_TXD1 */
	55	{0, 2, 1, 0, 1}, /* ENET1_TXD2_SER1_TXD2 */
	56	{0, 3, 1, 0, 2}, /* ENET1_TXD3_SER1_TXD3 */
	57	{0, 6, 2, 0, 3}, /* ENET1_RXD0_SER1_RXD0 */
	58	{0, 7, 2, 0, 1}, /* ENET1_RXD1_SER1_RXD1 */
	59	{0, 8, 2, 0, 2}, /* ENET1_RXD2_SER1_RXD2 */
	60	{0, 9, 2, 0, 2}, /* ENET1_RXD3_SER1_RXD3 */
	61	{0, 4, 1, 0, 2}, /* ENET1_TX_EN_SER1_RTS_B */
	62	{0, 12, 2, 0, 3}, /* ENET1_RX_DV_SER1_CTS_B */
	63	{2, 8, 2, 0, 1}, /* ENET1_GRXCLK */
	64	{2, 20, 1, 0, 2}, /* ENET1_GTXCLK */
	65
	66	/* UCC_2_RGMII */
	67	{2, 16, 2, 0, 3}, /* CLK17 */
	68	{0, 14, 1, 0, 2}, /* ENET2_TXD0_SER2_TXD0 */
	69	{0, 15, 1, 0, 2}, /* ENET2_TXD1_SER2_TXD1 */
	70	{0, 16, 1, 0, 1}, /* ENET2_TXD2_SER2_TXD2 */
	71	{0, 17, 1, 0, 1}, /* ENET2_TXD3_SER2_TXD3 */
	72	{0, 20, 2, 0, 2}, /* ENET2_RXD0_SER2_RXD0 */
	73	{0, 21, 2, 0, 1}, /* ENET2_RXD1_SER2_RXD1 */
	74	{0, 22, 2, 0, 1}, /* ENET2_RXD2_SER2_RXD2 */
	75	{0, 23, 2, 0, 1}, /* ENET2_RXD3_SER2_RXD3 */
	76	{0, 18, 1, 0, 2}, /* ENET2_TX_EN_SER2_RTS_B */
	77	{0, 26, 2, 0, 3}, /* ENET2_RX_DV_SER2_CTS_B */
	78	{2, 3, 2, 0, 1}, /* ENET2_GRXCLK */
	79	{2, 2, 1, 0, 2}, /* ENET2_GTXCLK */
	80
750098d3 HW	81	/* UCC_3_RGMII */
	82	{2, 11, 2, 0, 1}, /* CLK12 */
	83	{0, 29, 1, 0, 2}, /* ENET3_TXD0_SER3_TXD0 */
	84	{0, 30, 1, 0, 3}, /* ENET3_TXD1_SER3_TXD1 */
	85	{0, 31, 1, 0, 2}, /* ENET3_TXD2_SER3_TXD2 */
	86	{1, 0, 1, 0, 3}, /* ENET3_TXD3_SER3_TXD3 */
	87	{1, 3, 2, 0, 3}, /* ENET3_RXD0_SER3_RXD0 */
	88	{1, 4, 2, 0, 1}, /* ENET3_RXD1_SER3_RXD1 */
	89	{1, 5, 2, 0, 2}, /* ENET3_RXD2_SER3_RXD2 */
	90	{1, 6, 2, 0, 3}, /* ENET3_RXD3_SER3_RXD3 */
	91	{1, 1, 1, 0, 1}, /* ENET3_TX_EN_SER3_RTS_B */
	92	{1, 9, 2, 0, 3}, /* ENET3_RX_DV_SER3_CTS_B */
	93	{2, 9, 2, 0, 2}, /* ENET3_GRXCLK */
	94	{2, 25, 1, 0, 2}, /* ENET3_GTXCLK */
	95
	96	/* UCC_4_RGMII */
	97	{2, 16, 2, 0, 3}, /* CLK17 */
	98	{1, 12, 1, 0, 2}, /* ENET4_TXD0_SER4_TXD0 */
	99	{1, 13, 1, 0, 2}, /* ENET4_TXD1_SER4_TXD1 */
	100	{1, 14, 1, 0, 1}, /* ENET4_TXD2_SER4_TXD2 */
	101	{1, 15, 1, 0, 2}, /* ENET4_TXD3_SER4_TXD3 */
	102	{1, 18, 2, 0, 2}, /* ENET4_RXD0_SER4_RXD0 */
	103	{1, 19, 2, 0, 1}, /* ENET4_RXD1_SER4_RXD1 */
	104	{1, 20, 2, 0, 1}, /* ENET4_RXD2_SER4_RXD2 */
	105	{1, 21, 2, 0, 2}, /* ENET4_RXD3_SER4_RXD3 */
	106	{1, 16, 1, 0, 2}, /* ENET4_TX_EN_SER4_RTS_B */
	107	{1, 24, 2, 0, 3}, /* ENET4_RX_DV_SER4_CTS_B */
	108	{2, 17, 2, 0, 2}, /* ENET4_GRXCLK */
	109	{2, 24, 1, 0, 2}, /* ENET4_GTXCLK */
	110
f82107f6 HW	111	#elif defined(CONFIG_SYS_UCC_RMII_MODE)
	112	/* UCC_1_RMII */
	113	{2, 15, 2, 0, 1}, /* CLK16 */
	114	{0, 0, 1, 0, 3}, /* ENET1_TXD0_SER1_TXD0 */
	115	{0, 1, 1, 0, 3}, /* ENET1_TXD1_SER1_TXD1 */
	116	{0, 6, 2, 0, 3}, /* ENET1_RXD0_SER1_RXD0 */
	117	{0, 7, 2, 0, 1}, /* ENET1_RXD1_SER1_RXD1 */
	118	{0, 4, 1, 0, 2}, /* ENET1_TX_EN_SER1_RTS_B */
	119	{0, 12, 2, 0, 3}, /* ENET1_RX_DV_SER1_CTS_B */
	120
	121	/* UCC_2_RMII */
	122	{2, 15, 2, 0, 1}, /* CLK16 */
	123	{0, 14, 1, 0, 2}, /* ENET2_TXD0_SER2_TXD0 */
	124	{0, 15, 1, 0, 2}, /* ENET2_TXD1_SER2_TXD1 */
	125	{0, 20, 2, 0, 2}, /* ENET2_RXD0_SER2_RXD0 */
	126	{0, 21, 2, 0, 1}, /* ENET2_RXD1_SER2_RXD1 */
	127	{0, 18, 1, 0, 2}, /* ENET2_TX_EN_SER2_RTS_B */
	128	{0, 26, 2, 0, 3}, /* ENET2_RX_DV_SER2_CTS_B */
	129
	130	/* UCC_3_RMII */
	131	{2, 15, 2, 0, 1}, /* CLK16 */
	132	{0, 29, 1, 0, 2}, /* ENET3_TXD0_SER3_TXD0 */
	133	{0, 30, 1, 0, 3}, /* ENET3_TXD1_SER3_TXD1 */
	134	{1, 3, 2, 0, 3}, /* ENET3_RXD0_SER3_RXD0 */
	135	{1, 4, 2, 0, 1}, /* ENET3_RXD1_SER3_RXD1 */
	136	{1, 1, 1, 0, 1}, /* ENET3_TX_EN_SER3_RTS_B */
	137	{1, 9, 2, 0, 3}, /* ENET3_RX_DV_SER3_CTS_B */
	138
	139	/* UCC_4_RMII */
	140	{2, 15, 2, 0, 1}, /* CLK16 */
	141	{1, 12, 1, 0, 2}, /* ENET4_TXD0_SER4_TXD0 */
	142	{1, 13, 1, 0, 2}, /* ENET4_TXD1_SER4_TXD1 */
	143	{1, 18, 2, 0, 2}, /* ENET4_RXD0_SER4_RXD0 */
	144	{1, 19, 2, 0, 1}, /* ENET4_RXD1_SER4_RXD1 */
	145	{1, 16, 1, 0, 2}, /* ENET4_TX_EN_SER4_RTS_B */
	146	{1, 24, 2, 0, 3}, /* ENET4_RX_DV_SER4_CTS_B */
	147	#endif
	148
b2aab386 HW	149	/* UART1 is muxed with QE PortF bit [9-12].*/
	150	{5, 12, 2, 0, 3}, /* UART1_SIN */
	151	{5, 9, 1, 0, 3}, /* UART1_SOUT */
	152	{5, 10, 2, 0, 3}, /* UART1_CTS_B */
	153	{5, 11, 1, 0, 2}, /* UART1_RTS_B */
	154
765547dc HW	155	{0, 0, 0, 0, QE_IOP_TAB_END} /* END of table */
	156	};
	157
	158	void local_bus_init(void);
	159
	160	int board_early_init_f (void)
	161	{
	162	/*
	163	* Initialize local bus.
	164	*/
	165	local_bus_init ();
	166
	167	enable_8569mds_flash_write();
	168
	169	#ifdef CONFIG_QE
f82107f6	170	enable_8569mds_qe_uec();
765547dc HW	171	#endif
	172
	173	#if CONFIG_SYS_I2C2_OFFSET
	174	/* Enable I2C2 signals instead of SD signals */
	175	volatile struct ccsr_gur *gur;
	176	gur = (struct ccsr_gur *)(CONFIG_SYS_IMMR + 0xe0000);
	177	gur->plppar1 &= ~PLPPAR1_I2C_BIT_MASK;
	178	gur->plppar1 \|= PLPPAR1_I2C2_VAL;
	179	gur->plpdir1 &= ~PLPDIR1_I2C_BIT_MASK;
	180	gur->plpdir1 \|= PLPDIR1_I2C2_VAL;
	181
	182	disable_8569mds_brd_eeprom_write_protect();
	183	#endif
	184
	185	return 0;
	186	}
	187
	188	int checkboard (void)
	189	{
	190	printf ("Board: 8569 MDS\n");
	191
	192	return 0;
	193	}
	194
	195	phys_size_t
	196	initdram(int board_type)
	197	{
	198	long dram_size = 0;
	199
	200	puts("Initializing\n");
	201
	202	#if defined(CONFIG_DDR_DLL)
	203	/*
	204	* Work around to stabilize DDR DLL MSYNC_IN.
	205	* Errata DDR9 seems to have been fixed.
	206	* This is now the workaround for Errata DDR11:
	207	* Override DLL = 1, Course Adj = 1, Tap Select = 0
	208	*/
	209	volatile ccsr_gur_t *gur =
	210	(void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
	211
	212	out_be32(&gur->ddrdllcr, 0x81000000);
	213	udelay(200);
	214	#endif
	215
	216	#ifdef CONFIG_SPD_EEPROM
	217	dram_size = fsl_ddr_sdram();
	218	#else
	219	dram_size = fixed_sdram();
	220	#endif
	221
	222	dram_size = setup_ddr_tlbs(dram_size / 0x100000);
	223	dram_size *= 0x100000;
	224
	225	puts(" DDR: ");
	226	return dram_size;
	227	}
	228
	229	#if !defined(CONFIG_SPD_EEPROM)
	230	phys_size_t fixed_sdram(void)
	231	{
	232	volatile ccsr_ddr_t ddr = (ccsr_ddr_t )CONFIG_SYS_MPC85xx_DDR_ADDR;
	233	uint d_init;
	234
235	out_be32(&ddr->cs0_bnds, CONFIG_SYS_DDR_CS0_BNDS);
236	out_be32(&ddr->cs0_config, CONFIG_SYS_DDR_CS0_CONFIG);
237	out_be32(&ddr->timing_cfg_3, CONFIG_SYS_DDR_TIMING_3);
238	out_be32(&ddr->timing_cfg_0, CONFIG_SYS_DDR_TIMING_0);
239	out_be32(&ddr->timing_cfg_1, CONFIG_SYS_DDR_TIMING_1);
240	out_be32(&ddr->timing_cfg_2, CONFIG_SYS_DDR_TIMING_2);
241	out_be32(&ddr->sdram_cfg, CONFIG_SYS_DDR_SDRAM_CFG);
242	out_be32(&ddr->sdram_cfg_2, CONFIG_SYS_DDR_SDRAM_CFG_2);
243	out_be32(&ddr->sdram_mode, CONFIG_SYS_DDR_SDRAM_MODE);
244	out_be32(&ddr->sdram_mode_2, CONFIG_SYS_DDR_SDRAM_MODE_2);
245	out_be32(&ddr->sdram_interval, CONFIG_SYS_DDR_SDRAM_INTERVAL);
246	out_be32(&ddr->sdram_data_init, CONFIG_SYS_DDR_DATA_INIT);
247	out_be32(&ddr->sdram_clk_cntl, CONFIG_SYS_DDR_SDRAM_CLK_CNTL);
248	out_be32(&ddr->timing_cfg_4, CONFIG_SYS_DDR_TIMING_4);
249	out_be32(&ddr->timing_cfg_5, CONFIG_SYS_DDR_TIMING_5);
250	out_be32(&ddr->ddr_zq_cntl, CONFIG_SYS_DDR_ZQ_CNTL);
251	out_be32(&ddr->ddr_wrlvl_cntl, CONFIG_SYS_DDR_WRLVL_CNTL);
252	out_be32(&ddr->sdram_cfg_2, CONFIG_SYS_DDR_SDRAM_CFG_2);
253	#if defined (CONFIG_DDR_ECC)
254	out_be32(&ddr->err_int_en, CONFIG_SYS_DDR_ERR_INT_EN);
255	out_be32(&ddr->err_disable, CONFIG_SYS_DDR_ERR_DIS);
256	out_be32(&ddr->err_sbe, CONFIG_SYS_DDR_SBE);
257	#endif
258	udelay(500);
259
260	out_be32(&ddr->sdram_cfg, CONFIG_SYS_DDR_CONTROL);
261	#if defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
262	d_init = 1;
263	debug("DDR - 1st controller: memory initializing\n");
264	/*
265	* Poll until memory is initialized.
266	* 512 Meg at 400 might hit this 200 times or so.
267	*/
268	while ((ddr->sdram_cfg_2 & (d_init << 4)) != 0) {
269	udelay(1000);
270	}
271	debug("DDR: memory initialized\n\n");
272	udelay(500);
273	#endif
274	return CONFIG_SYS_SDRAM_SIZE * 1024 * 1024;
275	}
276	#endif
277
278	/*
279	* Initialize Local Bus
280	*/
281	void
282	local_bus_init(void)
283	{
284	volatile ccsr_gur_t gur = (void )(CONFIG_SYS_MPC85xx_GUTS_ADDR);
285	volatile ccsr_lbc_t lbc = (void )(CONFIG_SYS_MPC85xx_LBC_ADDR);
286
287	uint clkdiv;
288	uint lbc_hz;
289	sys_info_t sysinfo;
290
291	get_sys_info(&sysinfo);
292	clkdiv = (lbc->lcrr & LCRR_CLKDIV) * 2;
293	lbc_hz = sysinfo.freqSystemBus / 1000000 / clkdiv;
294
295	out_be32(&gur->lbiuiplldcr1, 0x00078080);
296	if (clkdiv == 16)
297	out_be32(&gur->lbiuiplldcr0, 0x7c0f1bf0);
298	else if (clkdiv == 8)
299	out_be32(&gur->lbiuiplldcr0, 0x6c0f1bf0);
300	else if (clkdiv == 4)
301	out_be32(&gur->lbiuiplldcr0, 0x5c0f1bf0);
302
303	out_be32(&lbc->lcrr, (u32)in_be32(&lbc->lcrr)\| 0x00030000);
304	}
305
306	#ifdef CONFIG_PCIE1
307	static struct pci_controller pcie1_hose;
308	#endif /* CONFIG_PCIE1 */
309
765547dc HW	310	int first_free_busno = 0;
	311
	312	#ifdef CONFIG_PCI
	313	void
	314	pci_init_board(void)
	315	{
	316	volatile ccsr_gur_t *gur;
	317	uint io_sel;
	318	uint host_agent;
	319
	320	gur = (void *)(CONFIG_SYS_MPC85xx_GUTS_ADDR);
	321	io_sel = (gur->pordevsr & MPC85xx_PORDEVSR_IO_SEL) >> 19;
	322	host_agent = (gur->porbmsr & MPC85xx_PORBMSR_HA) >> 16;
	323
	324	#ifdef CONFIG_PCIE1
	325	{
	326	volatile ccsr_fsl_pci_t *pci;
	327	struct pci_controller *hose;
	328	int pcie_ep;
	329	struct pci_region *r;
	330	int pcie_configured;
	331
	332	pci = (ccsr_fsl_pci_t *) CONFIG_SYS_PCIE1_ADDR;
	333	hose = &pcie1_hose;
3e7b6c1f	334	pcie_ep = is_fsl_pci_agent(LAW_TRGT_IF_PCIE_1, host_agent);
765547dc	335	r = hose->regions;
3e7b6c1f	336	pcie_configured = is_fsl_pci_cfg(LAW_TRGT_IF_PCIE_1, io_sel);
765547dc HW	337
	338	if (pcie_configured && !(gur->devdisr & MPC85xx_DEVDISR_PCIE)){
	339	printf ("\n PCIE connected to slot as %s (base address %x)",
	340	pcie_ep ? "End Point" : "Root Complex",
	341	(uint)pci);
	342
	343	if (pci->pme_msg_det) {
	344	pci->pme_msg_det = 0xffffffff;
	345	debug (" with errors. Clearing. Now 0x%08x",
	346	pci->pme_msg_det);
	347	}
	348	printf ("\n");
	349
765547dc HW	350	/* outbound memory */
	351	pci_set_region(r++,
	352	CONFIG_SYS_PCIE1_MEM_BUS,
	353	CONFIG_SYS_PCIE1_MEM_PHYS,
	354	CONFIG_SYS_PCIE1_MEM_SIZE,
	355	PCI_REGION_MEM);
	356
	357	/* outbound io */
	358	pci_set_region(r++,
	359	CONFIG_SYS_PCIE1_IO_BUS,
	360	CONFIG_SYS_PCIE1_IO_PHYS,
	361	CONFIG_SYS_PCIE1_IO_SIZE,
	362	PCI_REGION_IO);
	363
	364	hose->region_count = r - hose->regions;
	365
	366	hose->first_busno=first_free_busno;
765547dc	367
fb3143b3	368	fsl_pci_init(hose, (u32)&pci->cfg_addr, (u32)&pci->cfg_data);
765547dc HW	369	printf ("PCIE on bus %02x - %02x\n",
	370	hose->first_busno,hose->last_busno);
	371
	372	first_free_busno=hose->last_busno+1;
	373
	374	} else {
	375	printf (" PCIE: disabled\n");
	376	}
	377	}
	378	#else
	379	gur->devdisr \|= MPC85xx_DEVDISR_PCIE; /* disable */
	380	#endif
	381	}
	382	#endif /* CONFIG_PCI */
	383
	384	#if defined(CONFIG_OF_BOARD_SETUP)
765547dc HW	385	void ft_board_setup(void blob, bd_t bd)
765547dc HW	386	{
f82107f6 HW	387	#if defined(CONFIG_SYS_UCC_RMII_MODE)
	388	int nodeoff, off, err;
	389	unsigned int val;
	390	const u32 *ph;
	391	const u32 *index;
	392
	393	/* fixup device tree for supporting rmii mode */
	394	nodeoff = -1;
	395	while ((nodeoff = fdt_node_offset_by_compatible(blob, nodeoff,
	396	"ucc_geth")) >= 0) {
	397	err = fdt_setprop_string(blob, nodeoff, "tx-clock-name",
	398	"clk16");
	399	if (err < 0) {
	400	printf("WARNING: could not set tx-clock-name %s.\n",
	401	fdt_strerror(err));
	402	break;
	403	}
	404
	405	err = fdt_setprop_string(blob, nodeoff, "phy-connection-type",
	406	"rmii");
	407	if (err < 0) {
	408	printf("WARNING: could not set phy-connection-type "
	409	"%s.\n", fdt_strerror(err));
	410	break;
	411	}
	412
	413	index = fdt_getprop(blob, nodeoff, "cell-index", 0);
	414	if (index == NULL) {
	415	printf("WARNING: could not get cell-index of ucc\n");
	416	break;
	417	}
	418
	419	ph = fdt_getprop(blob, nodeoff, "phy-handle", 0);
	420	if (ph == NULL) {
	421	printf("WARNING: could not get phy-handle of ucc\n");
	422	break;
	423	}
	424
	425	off = fdt_node_offset_by_phandle(blob, *ph);
	426	if (off < 0) {
	427	printf("WARNING: could not get phy node %s.\n",
	428	fdt_strerror(err));
	429	break;
	430	}
	431
	432	val = 0x7 + index; / RMII phy address starts from 0x8 */
	433
	434	err = fdt_setprop(blob, off, "reg", &val, sizeof(u32));
	435	if (err < 0) {
	436	printf("WARNING: could not set reg for phy-handle "
	437	"%s.\n", fdt_strerror(err));
	438	break;
	439	}
	440	}
	441	#endif
765547dc HW	442	ft_cpu_setup(blob, bd);
	443
	444	#ifdef CONFIG_PCIE1
	445	ft_fsl_pci_setup(blob, "pci1", &pcie1_hose);
	446	#endif
	447	}
	448	#endif