]> Git Repo - J-u-boot.git/blame - configs/T2080RDB_SPIFLASH_defconfig
projects / J-u-boot.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Convert CONFIG_PCIE1 et al to Kconfig
[J-u-boot.git] / configs / T2080RDB_SPIFLASH_defconfig
CommitLineData
252ed872 1CONFIG_PPC=y
c0f47562 2CONFIG_SYS_TEXT_BASE=0x00200000
77d2f7f5 3CONFIG_SPL_LIBCOMMON_SUPPORT=y
cc4288ef 4CONFIG_SPL_LIBGENERIC_SUPPORT=y
a09fea1d
TR		 5CONFIG_ENV_SIZE=0x2000
6CONFIG_ENV_OFFSET=0x100000
556fd590 7CONFIG_ENV_SECT_SIZE=0x10000
2bba7807 8CONFIG_DEFAULT_DEVICE_TREE="t2080rdb"
c5a6e9f8 9CONFIG_SPL_TEXT_BASE=0xFFFD8000
d06e4b7e
TR		 10CONFIG_VID=y
11CONFIG_VID_FLS_ENV="t208xrdb_vdd_mv"
12CONFIG_VOL_MONITOR_IR36021_READ=y
13CONFIG_VOL_MONITOR_IR36021_SET=y
2a736066 14CONFIG_SPL_SERIAL=y
9ca00684 15CONFIG_SPL_DRIVERS_MISC=y
358b6a20 16CONFIG_SPL=y
e404ade4 17CONFIG_SPL_SPI_FLASH_SUPPORT=y
ea2ca7e1 18CONFIG_SPL_SPI=y
252ed872 19CONFIG_MPC85xx=y
01671e66 20CONFIG_TARGET_T2080RDB=y
fbc3621f 21CONFIG_ENABLE_36BIT_PHYS=y
de47ff53 22CONFIG_SYS_MPC85XX_NO_RESETVEC=y
3dc2987f
TR		 23<<<<<<< HEAD
24=======
25CONFIG_PCIE1=y
26CONFIG_PCIE2=y
27CONFIG_PCIE3=y
28CONFIG_PCIE4=y
29CONFIG_VID=y
30CONFIG_VID_FLS_ENV="t208xrdb_vdd_mv"
31CONFIG_VOL_MONITOR_IR36021_READ=y
32CONFIG_VOL_MONITOR_IR36021_SET=y
33>>>>>>> Convert CONFIG_PCIE1 et al to Kconfig
0a3689cb
TR		 34CONFIG_SYS_MEMTEST_START=0x00200000
35CONFIG_SYS_MEMTEST_END=0x00400000
54c5c2b8 36CONFIG_MP=y
73223f0e
SG		 37CONFIG_FIT=y
38CONFIG_FIT_VERBOSE=y
39CONFIG_OF_BOARD_SETUP=y
40CONFIG_OF_STDOUT_VIA_ALIAS=y
d8ef01e9 41CONFIG_RAMBOOT_PBL=y
d433c74e 42CONFIG_SPIFLASH=y
d8ef01e9
TR		 43CONFIG_SYS_FSL_PBL_PBI="board/freescale/t208xrdb/t2080_pbi.cfg"
44CONFIG_SYS_FSL_PBL_RCW="board/freescale/t208xrdb/t2080_spi_rcw.cfg"
bb597c0e 45CONFIG_BOOTDELAY=10
970bf860
TR		 46CONFIG_USE_BOOTCOMMAND=y
47CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs;setenv ramdiskaddr 0x02000000;setenv fdtaddr 0x00c00000;setenv loadaddr 0x1000000;bootm $loadaddr $ramdiskaddr $fdtaddr"
42a2d90c 48CONFIG_ARCH_MISC_INIT=y
02ddc147 49CONFIG_BOARD_EARLY_INIT_R=y
75670c81 50# CONFIG_SPL_FRAMEWORK is not set
ca8a329a
TR		 51CONFIG_SPL_MAX_SIZE=0x28000
52CONFIG_SPL_PAD_TO=0x40000
db4080d5
TR		 53CONFIG_SPL_SPI_BOOT=y
54CONFIG_SPL_FSL_PBL=y
6074a536 55CONFIG_SPL_SYS_CCSR_DO_NOT_RELOCATE=y
b35316fb
TR		 56CONFIG_SPL_FLUSH_IMAGE=y
57CONFIG_SPL_SKIP_RELOCATE=y
7f2c91e5 58CONFIG_SPL_GD_ADDR=0xfffc8000
55cf860b
TR		 59CONFIG_SPL_RELOC_STACK=0xfffd8000
60CONFIG_SPL_RELOC_MALLOC=y
61CONFIG_SPL_RELOC_MALLOC_ADDR=0xfffcb000
62CONFIG_SPL_RELOC_MALLOC_SIZE=0xc800
8728c97e 63CONFIG_SPL_ENV_SUPPORT=y
975e7cf3 64CONFIG_SPL_I2C=y
6f004ada 65CONFIG_SPL_MPC8XXX_INIT_DDR=y
adad96e6 66CONFIG_HUSH_PARSER=y
d0ee7f29 67CONFIG_SYS_PBSIZE=276
ad12dc18 68CONFIG_CMD_IMLS=y
88cd7d0e 69CONFIG_SYS_I2C_EEPROM_ADDR_LEN=2
78d1e1d0 70CONFIG_CMD_MEMTEST=y
e89f8aae 71CONFIG_SYS_ALT_MEMTEST=y
a24990b6 72CONFIG_CMD_DM=y
88663126 73CONFIG_CMD_I2C=y
89cb2b5f 74CONFIG_CMD_MMC=y
78d1e1d0
TR		 75CONFIG_CMD_USB=y
76CONFIG_CMD_DHCP=y
89cb2b5f 77CONFIG_CMD_MII=y
78d1e1d0 78CONFIG_CMD_PING=y
89cb2b5f
TR		 79CONFIG_CMD_EXT2=y
80CONFIG_CMD_FAT=y
d56b4b19 81CONFIG_CMD_MTDPARTS=y
43ede0bc
TR		 82CONFIG_MTDIDS_DEFAULT="nor0=fe8000000.nor,nand0=fff800000.flash,spi0=spife110000.1"
83CONFIG_MTDPARTS_DEFAULT="mtdparts=fe8000000.nor:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);fff800000.flash:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);spife110000.1:1m(uboot),5m(kernel),128k(dtb),-(user)"
1b330894 84# CONFIG_CMD_IRQ is not set
bf4e0ff3 85CONFIG_OF_CONTROL=y
e91907a1 86CONFIG_ENV_OVERWRITE=y
5dc4dfd2 87CONFIG_ENV_IS_IN_SPI_FLASH=y
fdfb17b1
TR		 88CONFIG_USE_BOOTFILE=y
89CONFIG_BOOTFILE="uImage"
0e14cdfa
TR		 90CONFIG_USE_ETHPRIME=y
91CONFIG_ETHPRIME="FM1@DTSEC3"
665c35a7 92CONFIG_DM=y
0a816d92 93CONFIG_FSL_SATA_V2=y
edca8cf7 94CONFIG_SYS_SATA_MAX_DEVICE=2
28522678 95CONFIG_FSL_CAAM=y
efb5dab7 96CONFIG_DDR_CLK_FREQ=133330000
95372165
TR		 97CONFIG_DDR_ECC=y
98CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
b11dc33e 99CONFIG_DM_I2C=y
55dabcc8 100CONFIG_SPL_SYS_I2C_LEGACY=y
fc8d3b9a 101CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
6d5d0c95
TR		 102CONFIG_SYS_I2C_FSL=y
103CONFIG_SYS_FSL_I2C_OFFSET=0x118000
104CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
105CONFIG_SYS_FSL_I2C2_OFFSET=0x118100
106CONFIG_SYS_FSL_HAS_I2C3_OFFSET=y
107CONFIG_SYS_FSL_I2C3_OFFSET=0x119000
108CONFIG_SYS_FSL_HAS_I2C4_OFFSET=y
109CONFIG_SYS_FSL_I2C4_OFFSET=0x119100
88cd7d0e 110CONFIG_SYS_I2C_EEPROM_ADDR=0x50
07dea2e7 111CONFIG_FSL_ESDHC=y
0cfccb54 112CONFIG_MTD=y
2fe88d45
AF		 113CONFIG_MTD_NOR_FLASH=y
114CONFIG_FLASH_CFI_DRIVER=y
115CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
116CONFIG_FLASH_CFI_MTD=y
117CONFIG_SYS_FLASH_CFI=y
b24550ac 118CONFIG_DM_SPI_FLASH=y
14453fbf 119CONFIG_SF_DEFAULT_SPEED=10000000
68d53420 120CONFIG_SPI_FLASH_STMICRO=y
3146f0c0 121CONFIG_PHYLIB=y
1c650108 122CONFIG_PHY_AQUANTIA=y
60f3c015 123CONFIG_PHY_CORTINA=y
e78f16b7 124CONFIG_SYS_CORTINA_FW_IN_SPIFLASH=y
e99b1dfc 125CONFIG_CORTINA_FW_ADDR=0x120000
306881a0 126CONFIG_PHY_REALTEK=y
a24990b6
CG		 127CONFIG_DM_ETH=y
128CONFIG_DM_MDIO=y
a77fda1f 129CONFIG_E1000=y
665c35a7 130CONFIG_FMAN_ENET=y
a97a071d 131CONFIG_SYS_FMAN_FW_ADDR=0x110000
665c35a7 132CONFIG_MII=y
57afc23c 133CONFIG_PCIE_FSL=y
cc1e98b5 134CONFIG_SYS_QE_FMAN_FW_IN_SPIFLASH=y
805c525b
CP		 135CONFIG_DM_RTC=y
136CONFIG_RTC_DS1307=y
9e39003e 137CONFIG_SYS_NS16550=y
f1b1f770 138CONFIG_SPI=y
b24550ac 139CONFIG_DM_SPI=y
e5d5d447 140CONFIG_FSL_ESPI=y
645176d1 141CONFIG_USB=y
f76750d1 142CONFIG_USB_EHCI_FSL=y
3371edda 143CONFIG_USB_MAX_CONTROLLER_COUNT=2
b24550ac 144CONFIG_USB_STORAGE=y
69be8fd1
MS		 145CONFIG_ADDR_MAP=y
146CONFIG_SYS_NUM_ADDR_MAP=64
Empty description
This page took 0.703217 seconds and 4 git commands to generate.