]> Git Repo - J-u-boot.git/blame - include/configs/tbs2910.h
arm: Migrate SYS_THUMB_BUILD to Kconfig, introduce SPL_SYS_THUMB_BUILD
[J-u-boot.git] / include / configs / tbs2910.h
CommitLineData
05d492a3
SM
1/*
2 * Copyright (C) 2014 Soeren Moch <[email protected]>
3 *
4 * Configuration settings for the TBS2910 MatrixARM board.
5 *
6 * SPDX-License-Identifier: GPL-2.0+
7 */
8
9#ifndef __TBS2910_CONFIG_H
10#define __TBS2910_CONFIG_H
11
12#include "mx6_common.h"
05d492a3
SM
13
14/* General configuration */
05d492a3
SM
15
16#define CONFIG_MACH_TYPE 3980
17
05d492a3
SM
18#define CONFIG_SYS_HZ 1000
19
1368f993 20#define CONFIG_IMX_THERMAL
fbd18aa6 21
05d492a3
SM
22/* Physical Memory Map */
23#define CONFIG_NR_DRAM_BANKS 1
24#define CONFIG_SYS_SDRAM_BASE MMDC0_ARB_BASE_ADDR
25
26#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
27#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
28#define CONFIG_SYS_INIT_SP_OFFSET \
29 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
30#define CONFIG_SYS_INIT_SP_ADDR \
31 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
32
33#define CONFIG_SYS_MALLOC_LEN (128 * 1024 * 1024)
34
35#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
36#define CONFIG_SYS_MEMTEST_END \
37 (CONFIG_SYS_MEMTEST_START + 500 * 1024 * 1024)
38
29138c6f 39#define CONFIG_SYS_BOOTMAPSZ 0x10000000
05d492a3
SM
40
41/* Serial console */
42#define CONFIG_MXC_UART
43#define CONFIG_MXC_UART_BASE UART1_BASE /* select UART1/UART2 */
44#define CONFIG_BAUDRATE 115200
45
05d492a3 46#define CONFIG_CONS_INDEX 1
b31fb4b9 47
05d492a3 48/* *** Command definition *** */
05d492a3 49#define CONFIG_CMD_BMODE
05d492a3
SM
50
51/* Filesystems / image support */
05d492a3
SM
52
53/* MMC */
05d492a3
SM
54#define CONFIG_SYS_FSL_USDHC_NUM 3
55#define CONFIG_SYS_FSL_ESDHC_ADDR USDHC4_BASE_ADDR
9927d60f 56#define CONFIG_SUPPORT_EMMC_BOOT
05d492a3
SM
57
58/* Ethernet */
59#define CONFIG_FEC_MXC
05d492a3
SM
60#define CONFIG_FEC_MXC
61#define CONFIG_MII
62#define IMX_FEC_BASE ENET_BASE_ADDR
63#define CONFIG_FEC_XCV_TYPE RGMII
64#define CONFIG_ETHPRIME "FEC"
65#define CONFIG_FEC_MXC_PHYADDR 4
66#define CONFIG_PHYLIB
67#define CONFIG_PHY_ATHEROS
68
69/* Framebuffer */
05d492a3
SM
70#ifdef CONFIG_VIDEO
71#define CONFIG_VIDEO_IPUV3
72#define CONFIG_IPUV3_CLK 260000000
05d492a3
SM
73#define CONFIG_VIDEO_BMP_RLE8
74#define CONFIG_IMX_HDMI
75#define CONFIG_IMX_VIDEO_SKIP
76#define CONFIG_CMD_HDMIDETECT
77#endif
78
79/* PCI */
80#define CONFIG_CMD_PCI
81#ifdef CONFIG_CMD_PCI
05d492a3
SM
82#define CONFIG_PCI_SCAN_SHOW
83#define CONFIG_PCIE_IMX
84#define CONFIG_PCIE_IMX_PERST_GPIO IMX_GPIO_NR(7, 12)
85#endif
86
87/* SATA */
88#define CONFIG_CMD_SATA
89#ifdef CONFIG_CMD_SATA
90#define CONFIG_DWC_AHSATA
91#define CONFIG_SYS_SATA_MAX_DEVICE 1
92#define CONFIG_DWC_AHSATA_PORT_ID 0
93#define CONFIG_DWC_AHSATA_BASE_ADDR SATA_ARB_BASE_ADDR
94#define CONFIG_LBA48
95#define CONFIG_LIBATA
96#endif
97
98/* USB */
05d492a3
SM
99#ifdef CONFIG_CMD_USB
100#define CONFIG_USB_EHCI
101#define CONFIG_USB_EHCI_MX6
102#define CONFIG_USB_MAX_CONTROLLER_COUNT 2
d896276d 103#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
05d492a3 104#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
6628aa57 105#ifdef CONFIG_CMD_USB_MASS_STORAGE
6628aa57 106#define CONFIG_USBD_HS
01acd6ab 107#define CONFIG_USB_FUNCTION_MASS_STORAGE
6628aa57 108#endif /* CONFIG_CMD_USB_MASS_STORAGE */
05d492a3 109#ifdef CONFIG_USB_KEYBOARD
daa12e3f 110#define CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE
54ca183a 111#define CONFIG_PREBOOT \
8741a374 112 "usb start; " \
54ca183a 113 "if hdmidet; then " \
8741a374 114 "run set_con_hdmi; " \
54ca183a
SM
115 "else " \
116 "run set_con_serial; " \
117 "fi;"
05d492a3
SM
118#endif /* CONFIG_USB_KEYBOARD */
119#endif /* CONFIG_CMD_USB */
120
121/* RTC */
122#define CONFIG_CMD_DATE
123#ifdef CONFIG_CMD_DATE
05d492a3
SM
124#define CONFIG_RTC_DS1307
125#define CONFIG_SYS_RTC_BUS_NUM 2
126#endif
127
128/* I2C */
05d492a3
SM
129#ifdef CONFIG_CMD_I2C
130#define CONFIG_SYS_I2C
131#define CONFIG_SYS_I2C_MXC
03544c66
AA
132#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
133#define CONFIG_SYS_I2C_MXC_I2C2 /* enable I2C bus 2 */
f8cb101e 134#define CONFIG_SYS_I2C_MXC_I2C3 /* enable I2C bus 3 */
05d492a3
SM
135#define CONFIG_SYS_I2C_SPEED 100000
136#define CONFIG_I2C_EDID
137#endif
138
056845c2 139/* Environment organization */
05d492a3 140#define CONFIG_ENV_IS_IN_MMC
a6684360
SM
141#define CONFIG_SYS_MMC_ENV_DEV 2 /* overwritten on SD boot */
142#define CONFIG_SYS_MMC_ENV_PART 1 /* overwritten on SD boot */
05d492a3
SM
143#define CONFIG_ENV_SIZE (8 * 1024)
144#define CONFIG_ENV_OFFSET (384 * 1024)
145#define CONFIG_ENV_OVERWRITE
146
147#define CONFIG_EXTRA_ENV_SETTINGS \
148 "bootargs_mmc1=console=ttymxc0,115200 di0_primary console=tty1\0" \
149 "bootargs_mmc2=video=mxcfb0:dev=hdmi,1920x1080M@60 " \
150 "video=mxcfb1:off video=mxcfb2:off fbmem=28M\0" \
151 "bootargs_mmc3=root=/dev/mmcblk0p1 rootwait consoleblank=0 quiet\0" \
152 "bootargs_mmc=setenv bootargs ${bootargs_mmc1} ${bootargs_mmc2} " \
153 "${bootargs_mmc3}\0" \
154 "bootargs_upd=setenv bootargs console=ttymxc0,115200 " \
155 "rdinit=/sbin/init enable_wait_mode=off\0" \
156 "bootcmd_mmc=run bootargs_mmc; mmc dev 2; " \
b9a16099 157 "mmc read 0x10800000 0x800 0x4000; bootm 0x10800000\0" \
05d492a3
SM
158 "bootcmd_up1=load mmc 1 0x10800000 uImage\0" \
159 "bootcmd_up2=load mmc 1 0x10d00000 uramdisk.img; " \
160 "run bootargs_upd; " \
161 "bootm 0x10800000 0x10d00000\0" \
162 "console=ttymxc0\0" \
163 "fan=gpio set 92\0" \
8741a374 164 "set_con_serial=setenv stdout serial; " \
54ca183a 165 "setenv stderr serial;\0" \
8741a374
SM
166 "set_con_hdmi=setenv stdout serial,vga; " \
167 "setenv stderr serial,vga;\0" \
8ce747fc
SM
168 "stderr=serial,vga;\0" \
169 "stdin=serial,usbkbd;\0" \
170 "stdout=serial,vga;\0"
05d492a3
SM
171
172#define CONFIG_BOOTCOMMAND \
173 "mmc rescan; " \
174 "if run bootcmd_up1; then " \
175 "run bootcmd_up2; " \
176 "else " \
177 "run bootcmd_mmc; " \
178 "fi"
179
180#endif /* __TBS2910_CONFIG_H * */
This page took 0.37705 seconds and 4 git commands to generate.