projects / J-u-boot.git / blame
| Commit | Line | Data |
|---|---|---|
| 83d290c5 | 1 | /* SPDX-License-Identifier: GPL-2.0+ */ |
| 412ae53a AA |
2 | /* |
| 3 | * WORK Microwave work_92105 board configuration file | |
| 4 | * | |
| 5 | * (C) Copyright 2014 DENX Software Engineering GmbH | |
| 6 | * Written-by: Albert ARIBAUD <[email protected]> | |
| 412ae53a AA |
7 | */ |
| 8 | ||
| 9 | #ifndef __CONFIG_WORK_92105_H__ | |
| 10 | #define __CONFIG_WORK_92105_H__ | |
| 11 | ||
| 12 | /* SoC and board defines */ | |
| 13 | #include <linux/sizes.h> | |
| 14 | #include <asm/arch/cpu.h> | |
| 15 | ||
| 412ae53a AA |
16 | /* |
| 17 | * Memory configurations | |
| 18 | */ | |
| 412ae53a AA |
19 | #define CONFIG_SYS_SDRAM_BASE EMC_DYCS0_BASE |
| 20 | #define CONFIG_SYS_SDRAM_SIZE SZ_128M | |
| 412ae53a | 21 | |
| 412ae53a AA |
22 | #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_512K \ |
| 23 | - GENERATED_GBL_DATA_SIZE) | |
| 24 | ||
| 412ae53a AA |
25 | /* |
| 26 | * Ethernet Driver | |
| 27 | */ | |
| 28 | ||
| 412ae53a | 29 | #define CONFIG_LPC32XX_ETH |
| 412ae53a | 30 | #define CONFIG_SYS_FAULT_ECHO_LINK_DOWN |
| 412ae53a AA |
31 | /* FIXME: remove "Waiting for PHY auto negotiation to complete..." message */ |
| 32 | ||
| 412ae53a AA |
33 | #define CONFIG_RTC_DS1374 |
| 34 | ||
| 412ae53a AA |
35 | /* |
| 36 | * U-Boot General Configurations | |
| 37 | */ | |
| 412ae53a | 38 | #define CONFIG_SYS_CBSIZE 1024 |
| 412ae53a AA |
39 | #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE |
| 40 | ||
| 412ae53a AA |
41 | /* |
| 42 | * NAND chip timings for FIXME: which one? | |
| 43 | */ | |
| 44 | ||
| 45 | #define CONFIG_LPC32XX_NAND_MLC_TCEA_DELAY 333333333 | |
| 46 | #define CONFIG_LPC32XX_NAND_MLC_BUSY_DELAY 10000000 | |
| 47 | #define CONFIG_LPC32XX_NAND_MLC_NAND_TA 18181818 | |
| 48 | #define CONFIG_LPC32XX_NAND_MLC_RD_HIGH 31250000 | |
| 49 | #define CONFIG_LPC32XX_NAND_MLC_RD_LOW 45454545 | |
| 50 | #define CONFIG_LPC32XX_NAND_MLC_WR_HIGH 40000000 | |
| 51 | #define CONFIG_LPC32XX_NAND_MLC_WR_LOW 83333333 | |
| 52 | ||
| 53 | /* | |
| 54 | * NAND | |
| 55 | */ | |
| 56 | ||
| 57 | /* driver configuration */ | |
| 58 | #define CONFIG_SYS_NAND_SELF_INIT | |
| 59 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 | |
| 60 | #define CONFIG_SYS_MAX_NAND_CHIPS 1 | |
| 61 | #define CONFIG_SYS_NAND_BASE MLC_NAND_BASE | |
| 412ae53a | 62 | |
| 412ae53a AA |
63 | /* |
| 64 | * GPIO | |
| 65 | */ | |
| 66 | ||
| 412ae53a AA |
67 | #define CONFIG_LPC32XX_GPIO |
| 68 | ||
| 412ae53a AA |
69 | /* |
| 70 | * Environment | |
| 71 | */ | |
| 72 | ||
| 412ae53a AA |
73 | /* |
| 74 | * Boot Linux | |
| 75 | */ | |
| 412ae53a | 76 | |
| 412ae53a | 77 | #define CONFIG_BOOTFILE "uImage" |
| 412ae53a AA |
78 | |
| 79 | /* | |
| 80 | * SPL | |
| 81 | */ | |
| 82 | ||
| 83 | /* SPL will be executed at offset 0 */ | |
| 412ae53a AA |
84 | /* SPL will use SRAM as stack */ |
| 85 | #define CONFIG_SPL_STACK 0x0000FFF8 | |
| 412ae53a | 86 | /* Use the framework and generic lib */ |
| 412ae53a | 87 | /* SPL will use serial */ |
| 412ae53a | 88 | /* SPL will load U-Boot from NAND offset 0x40000 */ |
| 412ae53a AA |
89 | #define CONFIG_SPL_PAD_TO 0x20000 |
| 90 | /* U-Boot will be 0x40000 bytes, loaded and run at CONFIG_SYS_TEXT_BASE */ | |
| 91 | #define CONFIG_SYS_MONITOR_LEN 0x40000 /* actually, MAX size */ | |
| 92 | #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE | |
| 93 | #define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE | |
| 94 | ||
| 95 | /* | |
| 96 | * Include SoC specific configuration | |
| 97 | */ | |
| 98 | #include <asm/arch/config.h> | |
| 99 | ||
| 100 | #endif /* __CONFIG_WORK_92105_H__*/ |