]> Git Repo - J-u-boot.git/blame - configs/chromebit_mickey_defconfig
input: Move input.o to be built only in some cases
[J-u-boot.git] / configs / chromebit_mickey_defconfig
CommitLineData
e70408c0 1CONFIG_ARM=y
7ba79f26 2# CONFIG_SPL_USE_ARCH_MEMCPY is not set
e70408c0 3CONFIG_ARCH_ROCKCHIP=y
278b90ce 4CONFIG_SYS_TEXT_BASE=0x00100000
e70408c0 5CONFIG_ROCKCHIP_RK3288=y
8728c97e 6# CONFIG_SPL_MMC_SUPPORT is not set
e70408c0 7CONFIG_TARGET_CHROMEBIT_MICKEY=y
d168bcb6 8CONFIG_SPL_STACK_R_ADDR=0x80000
59e5d1e2 9CONFIG_NR_DRAM_BANKS=1
358b6a20
TR
10CONFIG_DEBUG_UART_BASE=0xff690000
11CONFIG_DEBUG_UART_CLOCK=24000000
e70408c0
SG
12CONFIG_SPL_SPI_FLASH_SUPPORT=y
13CONFIG_SPL_SPI_SUPPORT=y
fb82fe38 14CONFIG_DEBUG_UART=y
665c35a7 15CONFIG_SPL_TEXT_BASE=0xff704000
37304aaf 16CONFIG_USE_PREBOOT=y
a2a5053a 17CONFIG_DEFAULT_FDT_FILE="rk3288-veyron-mickey.dtb"
e70408c0 18# CONFIG_DISPLAY_CPUINFO is not set
78eba69d 19CONFIG_DISPLAY_BOARDINFO_LATE=y
7ba79f26 20# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
e70408c0
SG
21CONFIG_SPL_STACK_R=y
22CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
7ba79f26
UR
23# CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR is not set
24# CONFIG_SPL_CRC32_SUPPORT is not set
25CONFIG_SPL_PAYLOAD="u-boot.img"
55500438 26CONFIG_SPL_SPI_LOAD=y
1ee774d2 27CONFIG_SYS_SPI_U_BOOT_OFFS=0x20000
88663126 28CONFIG_CMD_GPIO=y
b331cd62 29CONFIG_CMD_GPT=y
88663126 30CONFIG_CMD_I2C=y
e70408c0 31CONFIG_CMD_MMC=y
719d36ee 32CONFIG_CMD_SF_TEST=y
88663126 33CONFIG_CMD_SPI=y
c3d098e7 34CONFIG_CMD_USB=y
e70408c0 35# CONFIG_CMD_SETEXPR is not set
e70408c0
SG
36CONFIG_CMD_CACHE=y
37CONFIG_CMD_TIME=y
38CONFIG_CMD_PMIC=y
39CONFIG_CMD_REGULATOR=y
b0cf7339 40# CONFIG_SPL_DOS_PARTITION is not set
bd42a942 41# CONFIG_SPL_EFI_PARTITION is not set
b331cd62 42CONFIG_SPL_PARTITION_UUIDS=y
e70408c0 43CONFIG_SPL_OF_CONTROL=y
8c5cad05 44CONFIG_DEFAULT_DEVICE_TREE="rk3288-veyron-mickey"
e70408c0 45CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
7ba79f26 46CONFIG_SPL_OF_PLATDATA=y
e70408c0
SG
47CONFIG_REGMAP=y
48CONFIG_SPL_REGMAP=y
49CONFIG_SYSCON=y
50CONFIG_SPL_SYSCON=y
51# CONFIG_SPL_SIMPLE_BUS is not set
7ba79f26 52# CONFIG_SPL_BLK is not set
e70408c0
SG
53CONFIG_CLK=y
54CONFIG_SPL_CLK=y
55CONFIG_ROCKCHIP_GPIO=y
56CONFIG_I2C_CROS_EC_TUNNEL=y
57CONFIG_SYS_I2C_ROCKCHIP=y
58CONFIG_I2C_MUX=y
18780951 59CONFIG_DM_KEYBOARD=y
e70408c0 60CONFIG_CROS_EC_KEYB=y
e70408c0
SG
61CONFIG_CROS_EC=y
62CONFIG_CROS_EC_SPI=y
63CONFIG_PWRSEQ=y
7ba79f26 64# CONFIG_SPL_DM_MMC is not set
55ed3b46 65CONFIG_MMC_DW=y
fed44087 66CONFIG_MMC_DW_ROCKCHIP=y
7ba79f26 67CONFIG_SF_DEFAULT_BUS=2
14453fbf 68CONFIG_SF_DEFAULT_SPEED=20000000
64df512e 69CONFIG_SPI_FLASH_GIGADEVICE=y
e70408c0 70CONFIG_PINCTRL=y
7ba79f26 71CONFIG_PINCONF=y
e70408c0 72CONFIG_SPL_PINCTRL=y
7ba79f26
UR
73# CONFIG_SPL_PINMUX is not set
74CONFIG_SPL_PINCONF=y
e70408c0
SG
75CONFIG_DM_PMIC=y
76# CONFIG_SPL_PMIC_CHILDREN is not set
453c5a92 77CONFIG_PMIC_RK8XX=y
e70408c0
SG
78CONFIG_SPL_DM_REGULATOR=y
79CONFIG_DM_REGULATOR_FIXED=y
453c5a92 80CONFIG_REGULATOR_RK8XX=y
e70408c0
SG
81CONFIG_PWM_ROCKCHIP=y
82CONFIG_RAM=y
83CONFIG_SPL_RAM=y
e70408c0 84CONFIG_DEBUG_UART_SHIFT=2
e70408c0
SG
85CONFIG_ROCKCHIP_SPI=y
86CONFIG_SYSRESET=y
ecad7051 87CONFIG_USB=y
7ba79f26
UR
88# CONFIG_SPL_DM_USB is not set
89CONFIG_USB_DWC2=y
6574864d 90CONFIG_ROCKCHIP_USB2_PHY=y
e70408c0 91CONFIG_DM_VIDEO=y
7ba79f26 92# CONFIG_VIDEO_BPP8 is not set
e70408c0
SG
93CONFIG_DISPLAY=y
94CONFIG_VIDEO_ROCKCHIP=y
b98f0a3d 95CONFIG_DISPLAY_ROCKCHIP_HDMI=y
7ba79f26 96CONFIG_SPL_TINY_MEMSET=y
e70408c0
SG
97CONFIG_CMD_DHRYSTONE=y
98CONFIG_ERRNO_STR=y
This page took 0.388288 seconds and 4 git commands to generate.