]> Git Repo - J-u-boot.git/blame - include/configs/mx28evk.h
m28evk: fix board config include guardian macro name
[J-u-boot.git] / include / configs / mx28evk.h
CommitLineData
29f75a5c
FE
1/*
2 * (C) Copyright 2011 Freescale Semiconductor, Inc.
3 * Author: Fabio Estevam <[email protected]>
4 *
5 * Based on m28evk.h:
6 * Copyright (C) 2011 Marek Vasut <[email protected]>
7 * on behalf of DENX Software Engineering GmbH
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 */
19#ifndef __CONFIG_H
20#define __CONFIG_H
21
22#include <asm/arch/regs-base.h>
23
24/*
25 * SoC configurations
26 */
27#define CONFIG_MX28 /* i.MX28 SoC */
28#define CONFIG_MXS_GPIO /* GPIO control */
29#define CONFIG_SYS_HZ 1000 /* Ticks per second */
30
31#define CONFIG_MACH_TYPE MACH_TYPE_MX28EVK
32
33#define CONFIG_SYS_NO_FLASH
34#define CONFIG_SYS_ICACHE_OFF
35#define CONFIG_SYS_DCACHE_OFF
36#define CONFIG_BOARD_EARLY_INIT_F
37#define CONFIG_ARCH_CPU_INIT
38#define CONFIG_ARCH_MISC_INIT
39
40/*
41 * SPL
42 */
43#define CONFIG_SPL
44#define CONFIG_SPL_NO_CPU_SUPPORT_CODE
45#define CONFIG_SPL_START_S_PATH "arch/arm/cpu/arm926ejs/mx28"
46#define CONFIG_SPL_LDSCRIPT "arch/arm/cpu/arm926ejs/mx28/u-boot-spl.lds"
47#define CONFIG_SPL_LIBCOMMON_SUPPORT
48#define CONFIG_SPL_LIBGENERIC_SUPPORT
f8c4a86b 49#define CONFIG_SPL_GPIO_SUPPORT
29f75a5c
FE
50
51/*
52 * U-Boot Commands
53 */
54#include <config_cmd_default.h>
55#define CONFIG_DISPLAY_CPUINFO
56#define CONFIG_DOS_PARTITION
57#define CONFIG_CMD_FAT
58
59#define CONFIG_CMD_CACHE
9588d942 60#define CONFIG_CMD_DATE
29f75a5c
FE
61#define CONFIG_CMD_DHCP
62#define CONFIG_CMD_GPIO
63#define CONFIG_CMD_MII
64#define CONFIG_CMD_MMC
65#define CONFIG_CMD_NET
66#define CONFIG_CMD_NFS
67#define CONFIG_CMD_PING
ed97abed
MF
68#define CONFIG_CMD_SF
69#define CONFIG_CMD_SPI
598aa2bb 70#define CONFIG_CMD_USB
34990e12 71#define CONFIG_CMD_BOOTZ
29f75a5c
FE
72
73/*
74 * Memory configurations
75 */
76#define CONFIG_NR_DRAM_BANKS 1 /* 1 bank of DRAM */
77#define PHYS_SDRAM_1 0x40000000 /* Base address */
78#define PHYS_SDRAM_1_SIZE 0x40000000 /* Max 1 GB RAM */
79#define CONFIG_STACKSIZE (128 * 1024) /* 128 KB stack */
80#define CONFIG_SYS_MALLOC_LEN 0x00400000 /* 4 MB for malloc */
81#define CONFIG_SYS_MEMTEST_START 0x40000000 /* Memtest start adr */
82#define CONFIG_SYS_MEMTEST_END 0x40400000 /* 4 MB RAM test */
83#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
84/* Point initial SP in SRAM so SPL can use it too. */
85
9ed5dfa8 86#define CONFIG_SYS_INIT_RAM_ADDR 0x00000000
29f75a5c
FE
87#define CONFIG_SYS_INIT_RAM_SIZE (128 * 1024)
88
89#define CONFIG_SYS_INIT_SP_OFFSET \
90 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
91#define CONFIG_SYS_INIT_SP_ADDR \
92 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
93
94/*
95 * We need to sacrifice first 4 bytes of RAM here to avoid triggering some
96 * strange BUG in ROM corrupting first 4 bytes of RAM when loading U-Boot
97 * binary. In case there was more of this mess, 0x100 bytes are skipped.
98 */
99#define CONFIG_SYS_TEXT_BASE 0x40000100
100
101#define CONFIG_ENV_OVERWRITE
102/*
103 * U-Boot general configurations
104 */
105#define CONFIG_SYS_LONGHELP
106#define CONFIG_SYS_PROMPT "MX28EVK U-Boot > "
107#define CONFIG_SYS_CBSIZE 1024 /* Console I/O buffer size */
108#define CONFIG_SYS_PBSIZE \
109 (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
110 /* Print buffer size */
111#define CONFIG_SYS_MAXARGS 32 /* Max number of command args */
112#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
113 /* Boot argument buffer size */
114#define CONFIG_VERSION_VARIABLE /* U-BOOT version */
115#define CONFIG_AUTO_COMPLETE /* Command auto complete */
116#define CONFIG_CMDLINE_EDITING /* Command history etc */
117#define CONFIG_SYS_HUSH_PARSER
29f75a5c
FE
118
119/*
120 * Serial Driver
121 */
122#define CONFIG_PL011_SERIAL
123#define CONFIG_PL011_CLOCK 24000000
124#define CONFIG_PL01x_PORTS { (void *)MXS_UARTDBG_BASE }
125#define CONFIG_CONS_INDEX 0
126#define CONFIG_BAUDRATE 115200 /* Default baud rate */
29f75a5c 127
1102d8d7
AG
128/*
129 * DMA
130 */
131#define CONFIG_APBH_DMA
132
29f75a5c
FE
133/*
134 * MMC Driver
135 */
136#define CONFIG_ENV_IS_IN_MMC
ed97abed
MF
137#ifdef CONFIG_ENV_IS_IN_MMC
138 #define CONFIG_ENV_OFFSET (256 * 1024)
139 #define CONFIG_ENV_SIZE (16 * 1024)
140 #define CONFIG_SYS_MMC_ENV_DEV 0
141#endif
29f75a5c
FE
142#define CONFIG_CMD_SAVEENV
143#ifdef CONFIG_CMD_MMC
144#define CONFIG_MMC
145#define CONFIG_GENERIC_MMC
b3541c1a 146#define CONFIG_MMC_BOUNCE_BUFFER
29f75a5c
FE
147#define CONFIG_MXS_MMC
148#endif
149
ecb7be29
LH
150/*
151 * NAND Driver
152 */
153#ifdef CONFIG_CMD_NAND
154#define CONFIG_NAND_MXS
155#define CONFIG_SYS_MAX_NAND_DEVICE 1
156#define CONFIG_SYS_NAND_BASE 0x60000000
157#define CONFIG_SYS_NAND_5_ADDR_CYCLE
158#endif
159
29f75a5c
FE
160/*
161 * Ethernet on SOC (FEC)
162 */
163#ifdef CONFIG_CMD_NET
164#define CONFIG_NET_MULTI
165#define CONFIG_ETHPRIME "FEC0"
166#define CONFIG_FEC_MXC
167#define CONFIG_FEC_MXC_MULTI
168#define CONFIG_MII
169#define CONFIG_DISCOVER_PHY
170#define CONFIG_FEC_XCV_TYPE RMII
171#define CONFIG_MX28_FEC_MAC_IN_OCOTP
172#endif
173
9588d942
MF
174/*
175 * RTC
176 */
177#ifdef CONFIG_CMD_DATE
178#define CONFIG_RTC_MXS
179#endif
180
598aa2bb
MF
181/*
182 * USB
183 */
184#ifdef CONFIG_CMD_USB
185#define CONFIG_USB_EHCI
186#define CONFIG_USB_EHCI_MXS
187#define CONFIG_EHCI_MXS_PORT 1
188#define CONFIG_EHCI_IS_TDI
189#define CONFIG_USB_STORAGE
190#endif
191
ed97abed
MF
192/*
193 * SPI
194 */
195#ifdef CONFIG_CMD_SPI
196#define CONFIG_HARD_SPI
197#define CONFIG_MXS_SPI
198#define CONFIG_SPI_HALF_DUPLEX
199#define CONFIG_DEFAULT_SPI_BUS 2
200#define CONFIG_DEFAULT_SPI_MODE SPI_MODE_0
201
202/* SPI Flash */
203#ifdef CONFIG_CMD_SF
204#define CONFIG_SPI_FLASH
1fc3bbd1
FE
205#define CONFIG_SF_DEFAULT_BUS 2
206#define CONFIG_SF_DEFAULT_CS 0
ed97abed
MF
207/* this may vary and depends on the installed chip */
208#define CONFIG_SPI_FLASH_SST
209#define CONFIG_SF_DEFAULT_MODE SPI_MODE_0
210#define CONFIG_SF_DEFAULT_SPEED 24000000
211
212/* (redundant) environemnt in SPI flash */
213#undef CONFIG_ENV_IS_IN_SPI_FLASH
214#ifdef CONFIG_ENV_IS_IN_SPI_FLASH
215#define CONFIG_SYS_REDUNDAND_ENVIRONMENT
216#define CONFIG_ENV_SIZE 0x1000 /* 4KB */
217#define CONFIG_ENV_OFFSET 0x40000 /* 256K */
218#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
219#define CONFIG_ENV_SECT_SIZE 0x1000
220#define CONFIG_ENV_SPI_CS 0
221#define CONFIG_ENV_SPI_BUS 2
222#define CONFIG_ENV_SPI_MAX_HZ 24000000
223#define CONFIG_ENV_SPI_MODE SPI_MODE_0
224#endif
225#endif
226#endif
227
29f75a5c
FE
228/*
229 * Boot Linux
230 */
231#define CONFIG_CMDLINE_TAG
232#define CONFIG_SETUP_MEMORY_TAGS
233#define CONFIG_BOOTDELAY 3
234#define CONFIG_BOOTFILE "uImage"
235#define CONFIG_BOOTCOMMAND "run bootcmd_net"
236#define CONFIG_LOADADDR 0x42000000
237#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
e310016b 238#define CONFIG_OF_LIBFDT
29f75a5c
FE
239
240/*
241 * Extra Environments
242 */
243#define CONFIG_EXTRA_ENV_SETTINGS \
244 "console_fsl=console=ttyAM0" \
245 "console_mainline=console=ttyAMA0" \
246 "netargs=setenv bootargs console=${console_mainline}" \
247 "root=/dev/nfs " \
248 "ip=dhcp nfsroot=${serverip}:${nfsroot}\0" \
249 "bootcmd_net=echo Booting from net ...; " \
250 "run netargs; " \
251 "dhcp ${uimage}; bootm\0" \
252
253#endif /* __CONFIG_H */
This page took 0.094975 seconds and 4 git commands to generate.