]> Git Repo - J-u-boot.git/blame - drivers/i2c/Kconfig
projects / J-u-boot.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
arm: Remove spear310 boards
[J-u-boot.git] / drivers / i2c / Kconfig
CommitLineData
0b11dbf7
MY		 1#
2# I2C subsystem configuration
3#
4
5menu "I2C support"
6
b6036bcd
MY		 7config DM_I2C
8 bool "Enable Driver Model for I2C drivers"
9 depends on DM
10 help
705fcf4d
PM		 11 Enable driver model for I2C. The I2C uclass interface: probe, read,
12 write and speed, is implemented with the bus drivers operations,
13 which provide methods for bus setting and data transfer. Each chip
caa4daa2 14 device (bus child) info is kept as parent plat. The interface
e3114824 15 is defined in include/i2c.h.
4bba9d3f 16
d1f3abe1
IO		 17config SPL_DM_I2C
18 bool "Enable Driver Model for I2C drivers in SPL"
19 depends on SPL_DM && DM_I2C
20 default y
21 help
22 Enable driver model for I2C. The I2C uclass interface: probe, read,
23 write and speed, is implemented with the bus drivers operations,
24 which provide methods for bus setting and data transfer. Each chip
25 device (bus child) info is kept as parent platdata. The interface
26 is defined in include/i2c.h.
27
cc456bd7
SG		 28config I2C_CROS_EC_TUNNEL
29 tristate "Chrome OS EC tunnel I2C bus"
30 depends on CROS_EC
31 help
32 This provides an I2C bus that will tunnel i2c commands through to
33 the other side of the Chrome OS EC to the I2C bus connected there.
34 This will work whatever the interface used to talk to the EC (SPI,
35 I2C or LPC). Some Chromebooks use this when the hardware design
36 does not allow direct access to the main PMIC from the AP.
37
f48eaf01
SG		 38config I2C_CROS_EC_LDO
39 bool "Provide access to LDOs on the Chrome OS EC"
40 depends on CROS_EC
41 ---help---
42 On many Chromebooks the main PMIC is inaccessible to the AP. This is
43 often dealt with by using an I2C pass-through interface provided by
44 the EC. On some unfortunate models (e.g. Spring) the pass-through
45 is not available, and an LDO message is available instead. This
46 option enables a driver which provides very basic access to those
47 regulators, via the EC. We implement this as an I2C bus which
48 emulates just the TPS65090 messages we know about. This is done to
49 avoid duplicating the logic in the TPS65090 regulator driver for
50 enabling/disabling an LDO.
cc456bd7 51
e46f8a33
LM		 52config I2C_SET_DEFAULT_BUS_NUM
53 bool "Set default I2C bus number"
54 depends on DM_I2C
55 help
56 Set default number of I2C bus to be accessed. This option provides
57 behaviour similar to old (i.e. pre DM) I2C bus driver.
58
59config I2C_DEFAULT_BUS_NUMBER
60 hex "I2C default bus number"
61 depends on I2C_SET_DEFAULT_BUS_NUM
62 default 0x0
63 help
64 Number of default I2C bus to use
65
c54473cb
PM		 66config DM_I2C_GPIO
67 bool "Enable Driver Model for software emulated I2C bus driver"
68 depends on DM_I2C && DM_GPIO
69 help
70 Enable the i2c bus driver emulation by using the GPIOs. The bus GPIO
71 configuration is given by the device tree. Kernel-style device tree
72 bindings are supported.
73 Binding info: doc/device-tree-bindings/i2c/i2c-gpio.txt
74
d1f3abe1
IO		 75config SPL_DM_I2C_GPIO
76 bool "Enable Driver Model for software emulated I2C bus driver in SPL"
77 depends on SPL_DM && DM_I2C_GPIO && SPL_DM_GPIO && SPL_GPIO_SUPPORT
78 default y
79 help
80 Enable the i2c bus driver emulation by using the GPIOs. The bus GPIO
81 configuration is given by the device tree. Kernel-style device tree
82 bindings are supported.
83 Binding info: doc/device-tree-bindings/i2c/i2c-gpio.txt
84
8800e0fa
SW		 85config SYS_I2C_AT91
86 bool "Atmel I2C driver"
87 depends on DM_I2C && ARCH_AT91
88 help
89 Add support for the Atmel I2C driver. A serious problem is that there
90 is no documented way to issue repeated START conditions for more than
91 two messages, as needed to support combined I2C messages. Use the
92 i2c-gpio driver unless your system can cope with this limitation.
93 Binding info: doc/device-tree-bindings/i2c/i2c-at91.txt
94
956d57a8
RK		 95config SYS_I2C_IPROC
96 bool "Broadcom I2C driver"
97 depends on DM_I2C
98 help
99 Broadcom I2C driver.
100 Add support for Broadcom I2C driver.
101 Say yes here to to enable the Broadco I2C driver.
102
dbc82ce3 103config SYS_I2C_FSL
104 bool "Freescale I2C bus driver"
105 depends on DM_I2C
106 help
107 Add support for Freescale I2C busses as used on MPC8240, MPC8245, and
108 MPC85xx processors.
109
fdec2d21
MF		 110config SYS_I2C_CADENCE
111 tristate "Cadence I2C Controller"
664e16ce 112 depends on DM_I2C
fdec2d21
MF		 113 help
114 Say yes here to select Cadence I2C Host Controller. This controller is
115 e.g. used by Xilinx Zynq.
116
7f5ea250
AL		 117config SYS_I2C_CA
118 tristate "Cortina-Access I2C Controller"
119 depends on DM_I2C && CORTINA_PLATFORM
120 default n
121 help
122 Add support for the Cortina Access I2C host controller.
123 Say yes here to select Cortina-Access I2C Host Controller.
124
9f8cf76b
AF		 125config SYS_I2C_DAVINCI
126 bool "Davinci I2C Controller"
127 depends on (ARCH_KEYSTONE || ARCH_DAVINCI)
128 help
129 Say yes here to add support for Davinci and Keystone I2C controller
130
e32d0db7
SR		 131config SYS_I2C_DW
132 bool "Designware I2C Controller"
133 default n
134 help
135 Say yes here to select the Designware I2C Host Controller. This
136 controller is used in various SoCs, e.g. the ST SPEAr, Altera
137 SoCFPGA, Synopsys ARC700 and some Intel x86 SoCs.
138
3a370528
SR		 139config SYS_I2C_DW_ENABLE_STATUS_UNSUPPORTED
140 bool "DW I2C Enable Status Register not supported"
1dc77c29
TR		 141 depends on SYS_I2C_DW && \
142 (TARGET_SPEAR320 || TARGET_SPEAR600 || TARGET_X600)
3a370528
SR		 143 default y
144 help
145 Some versions of the Designware I2C controller do not support the
146 enable status register. This config option can be enabled in such
147 cases.
148
4dc038f3 149config SYS_I2C_ASPEED
150 bool "Aspeed I2C Controller"
151 depends on DM_I2C && ARCH_ASPEED
152 help
153 Say yes here to select Aspeed I2C Host Controller. The driver
154 supports AST2500 and AST2400 controllers, but is very limited.
155 Only single master mode is supported and only byte-by-byte
156 synchronous reads and writes are supported, no Pool Buffers or DMA.
157
abb0b01e
SG		 158config SYS_I2C_INTEL
159 bool "Intel I2C/SMBUS driver"
160 depends on DM_I2C
161 help
162 Add support for the Intel SMBUS driver. So far this driver is just
163 a stub which perhaps some basic init. There is no implementation of
164 the I2C API meaning that any I2C operations will immediately fail
165 for now.
166
7ee3f149
PF		 167config SYS_I2C_IMX_LPI2C
168 bool "NXP i.MX LPI2C driver"
7ee3f149
PF		 169 help
170 Add support for the NXP i.MX LPI2C driver.
171
0705556b
TW		 172config SYS_I2C_LPC32XX
173 bool "LPC32XX I2C driver"
174 depends on ARCH_LPC32XX
175 help
176 Enable support for the LPC32xx I2C driver.
177
f8d9ca18
BG		 178config SYS_I2C_MESON
179 bool "Amlogic Meson I2C driver"
180 depends on DM_I2C && ARCH_MESON
181 help
4ecbb8b6
BG		 182 Add support for the I2C controller available in Amlogic Meson
183 SoCs. The controller supports programmable bus speed including
184 standard (100kbits/s) and fast (400kbit/s) speed and allows the
185 software to define a flexible format of the bit streams. It has an
186 internal buffer holding up to 8 bytes for transfers and supports
187 both 7-bit and 10-bit addresses.
f8d9ca18 188
72c8c10b 189config SYS_I2C_MXC
942ecc8b 190 bool "NXP MXC I2C driver"
72c8c10b 191 help
74751454
CP		 192 Add support for the NXP I2C driver. This supports up to four bus
193 channels and operating on standard mode up to 100 kbits/s and fast
194 mode up to 400 kbits/s.
72c8c10b 195
ca0a8f3e
TP		 196# These settings are not used with DM_I2C, however SPL doesn't use
197# DM_I2C even if DM_I2C is enabled, and so might use these settings even
198# when main u-boot does not!
199if SYS_I2C_MXC && (!DM_I2C || SPL)
942ecc8b
SD		 200config SYS_I2C_MXC_I2C1
201 bool "NXP MXC I2C1"
202 help
203 Add support for NXP MXC I2C Controller 1.
204 Required for SoCs which have I2C MXC controller 1 eg LS1088A, LS2080A
205
206config SYS_I2C_MXC_I2C2
207 bool "NXP MXC I2C2"
208 help
209 Add support for NXP MXC I2C Controller 2.
210 Required for SoCs which have I2C MXC controller 2 eg LS1088A, LS2080A
211
212config SYS_I2C_MXC_I2C3
213 bool "NXP MXC I2C3"
214 help
215 Add support for NXP MXC I2C Controller 3.
216 Required for SoCs which have I2C MXC controller 3 eg LS1088A, LS2080A
217
218config SYS_I2C_MXC_I2C4
219 bool "NXP MXC I2C4"
220 help
221 Add support for NXP MXC I2C Controller 4.
222 Required for SoCs which have I2C MXC controller 4 eg LS1088A, LS2080A
fa452192
SD		 223
224config SYS_I2C_MXC_I2C5
225 bool "NXP MXC I2C5"
226 help
227 Add support for NXP MXC I2C Controller 5.
228 Required for SoCs which have I2C MXC controller 5 eg LX2160A
229
230config SYS_I2C_MXC_I2C6
231 bool "NXP MXC I2C6"
232 help
233 Add support for NXP MXC I2C Controller 6.
234 Required for SoCs which have I2C MXC controller 6 eg LX2160A
235
236config SYS_I2C_MXC_I2C7
237 bool "NXP MXC I2C7"
238 help
239 Add support for NXP MXC I2C Controller 7.
240 Required for SoCs which have I2C MXC controller 7 eg LX2160A
241
242config SYS_I2C_MXC_I2C8
243 bool "NXP MXC I2C8"
244 help
245 Add support for NXP MXC I2C Controller 8.
246 Required for SoCs which have I2C MXC controller 8 eg LX2160A
942ecc8b
SD		 247endif
248
249if SYS_I2C_MXC_I2C1
250config SYS_MXC_I2C1_SPEED
251 int "I2C Channel 1 speed"
2ce7b65d 252 default 40000000 if TARGET_LS2080A_EMU
942ecc8b
SD		 253 default 100000
254 help
255 MXC I2C Channel 1 speed
256
257config SYS_MXC_I2C1_SLAVE
258 int "I2C1 Slave"
259 default 0
260 help
261 MXC I2C1 Slave
262endif
263
264if SYS_I2C_MXC_I2C2
265config SYS_MXC_I2C2_SPEED
266 int "I2C Channel 2 speed"
2ce7b65d 267 default 40000000 if TARGET_LS2080A_EMU
942ecc8b
SD		 268 default 100000
269 help
270 MXC I2C Channel 2 speed
271
272config SYS_MXC_I2C2_SLAVE
273 int "I2C2 Slave"
274 default 0
275 help
276 MXC I2C2 Slave
277endif
278
279if SYS_I2C_MXC_I2C3
280config SYS_MXC_I2C3_SPEED
281 int "I2C Channel 3 speed"
282 default 100000
283 help
284 MXC I2C Channel 3 speed
285
286config SYS_MXC_I2C3_SLAVE
287 int "I2C3 Slave"
288 default 0
289 help
290 MXC I2C3 Slave
291endif
292
293if SYS_I2C_MXC_I2C4
294config SYS_MXC_I2C4_SPEED
295 int "I2C Channel 4 speed"
296 default 100000
297 help
298 MXC I2C Channel 4 speed
299
300config SYS_MXC_I2C4_SLAVE
301 int "I2C4 Slave"
302 default 0
303 help
304 MXC I2C4 Slave
305endif
306
fa452192
SD		 307if SYS_I2C_MXC_I2C5
308config SYS_MXC_I2C5_SPEED
309 int "I2C Channel 5 speed"
310 default 100000
311 help
312 MXC I2C Channel 5 speed
313
314config SYS_MXC_I2C5_SLAVE
315 int "I2C5 Slave"
316 default 0
317 help
318 MXC I2C5 Slave
319endif
320
321if SYS_I2C_MXC_I2C6
322config SYS_MXC_I2C6_SPEED
323 int "I2C Channel 6 speed"
324 default 100000
325 help
326 MXC I2C Channel 6 speed
327
328config SYS_MXC_I2C6_SLAVE
329 int "I2C6 Slave"
330 default 0
331 help
332 MXC I2C6 Slave
333endif
334
335if SYS_I2C_MXC_I2C7
336config SYS_MXC_I2C7_SPEED
337 int "I2C Channel 7 speed"
338 default 100000
339 help
340 MXC I2C Channel 7 speed
341
342config SYS_MXC_I2C7_SLAVE
343 int "I2C7 Slave"
344 default 0
345 help
346 MXC I2C7 Slave
347endif
348
349if SYS_I2C_MXC_I2C8
350config SYS_MXC_I2C8_SPEED
351 int "I2C Channel 8 speed"
352 default 100000
353 help
354 MXC I2C Channel 8 speed
355
356config SYS_MXC_I2C8_SLAVE
357 int "I2C8 Slave"
358 default 0
359 help
360 MXC I2C8 Slave
361endif
362
c25e9e04
SB		 363config SYS_I2C_NEXELL
364 bool "Nexell I2C driver"
365 depends on DM_I2C
366 help
367 Add support for the Nexell I2C driver. This is used with various
368 Nexell parts such as S5Pxx18 series SoCs. All chips
369 have several I2C ports and all are provided, controlled by the
370 device tree.
371
b2d4cbe6
PP		 372config SYS_I2C_OCORES
373 bool "ocores I2C driver"
374 depends on DM_I2C
375 help
376 Add support for ocores I2C controller. For details see
377 https://opencores.org/projects/i2c
378
daa0f050
AF		 379config SYS_I2C_OMAP24XX
380 bool "TI OMAP2+ I2C driver"
14106bca 381 depends on ARCH_OMAP2PLUS || ARCH_K3
daa0f050
AF		 382 help
383 Add support for the OMAP2+ I2C driver.
384
11d2e98d
AF		 385if SYS_I2C_OMAP24XX
386config SYS_OMAP24_I2C_SLAVE
387 int "I2C Slave addr channel 0"
388 default 1
389 help
390 OMAP24xx I2C Slave address channel 0
391
392config SYS_OMAP24_I2C_SPEED
393 int "I2C Slave channel 0 speed"
394 default 100000
395 help
396 OMAP24xx Slave speed channel 0
397endif
398
a06a0ac3
MV		 399config SYS_I2C_RCAR_I2C
400 bool "Renesas RCar I2C driver"
401 depends on (RCAR_GEN3 || RCAR_GEN2) && DM_I2C
402 help
403 Support for Renesas RCar I2C controller.
404
9e75ea46
MV		 405config SYS_I2C_RCAR_IIC
406 bool "Renesas RCar Gen3 IIC driver"
f51155ec 407 depends on (RCAR_GEN3 || RCAR_GEN2) && DM_I2C
9e75ea46
MV		 408 help
409 Support for Renesas RCar Gen3 IIC controller.
410
34374699
SG		 411config SYS_I2C_ROCKCHIP
412 bool "Rockchip I2C driver"
413 depends on DM_I2C
414 help
415 Add support for the Rockchip I2C driver. This is used with various
416 Rockchip parts such as RK3126, RK3128, RK3036 and RK3288. All chips
74751454 417 have several I2C ports and all are provided, controlled by the
34374699
SG		 418 device tree.
419
1174aada
SG		 420config SYS_I2C_SANDBOX
421 bool "Sandbox I2C driver"
422 depends on SANDBOX && DM_I2C
423 help
424 Enable I2C support for sandbox. This is an emulation of a real I2C
425 bus. Devices can be attached to the bus using the device tree
c77c7db5 426 which specifies the driver to use. See sandbox.dts as an example.
1174aada 427
5c2c3e8b
SG		 428config SYS_I2C_OCTEON
429 bool "Octeon II/III/TX/TX2 I2C driver"
430 depends on (ARCH_OCTEON || ARCH_OCTEONTX || ARCH_OCTEONTX2) && DM_I2C
431 default y
432 help
433 Add support for the Marvell Octeon I2C driver. This is used with
434 various Octeon parts such as Octeon II/III and OcteonTX/TX2. All
435 chips have several I2C ports and all are provided, controlled by
436 the device tree.
437
1d61ad95
JC		 438config SYS_I2C_S3C24X0
439 bool "Samsung I2C driver"
440 depends on ARCH_EXYNOS4 && DM_I2C
441 help
442 Support for Samsung I2C controller as Samsung SoCs.
1174aada 443
4fadcaf0
PC		 444config SYS_I2C_STM32F7
445 bool "STMicroelectronics STM32F7 I2C support"
2514c2d0 446 depends on (STM32F7 || STM32H7 || ARCH_STM32MP) && DM_I2C
4fadcaf0
PC		 447 help
448 Enable this option to add support for STM32 I2C controller
449 introduced with STM32F7/H7 SoCs. This I2C controller supports :
450 _ Slave and master modes
451 _ Multimaster capability
452 _ Standard-mode (up to 100 kHz)
453 _ Fast-mode (up to 400 kHz)
454 _ Fast-mode Plus (up to 1 MHz)
455 _ 7-bit and 10-bit addressing mode
456 _ Multiple 7-bit slave addresses (2 addresses, 1 with configurable mask)
457 _ All 7-bit addresses acknowledge mode
458 _ General call
459 _ Programmable setup and hold times
460 _ Easy to use event management
461 _ Optional clock stretching
462 _ Software reset
463
4483fbab
JB		 464config SYS_I2C_SYNQUACER
465 bool "Socionext SynQuacer I2C controller"
466 depends on ARCH_SYNQUACER && DM_I2C
467 help
468 Support for Socionext Synquacer I2C controller. This I2C controller
469 will be used for RTC and LS-connector on DeveloperBox.
470
02253d4d
PR		 471config SYS_I2C_TEGRA
472 bool "NVIDIA Tegra internal I2C controller"
18138ab2 473 depends on ARCH_TEGRA
02253d4d
PR		 474 help
475 Support for NVIDIA I2C controller available in Tegra SoCs.
476
26f820f3
MY		 477config SYS_I2C_UNIPHIER
478 bool "UniPhier I2C driver"
479 depends on ARCH_UNIPHIER && DM_I2C
480 default y
481 help
b6ef3a3f
MY		 482 Support for UniPhier I2C controller driver. This I2C controller
483 is used on PH1-LD4, PH1-sLD8 or older UniPhier SoCs.
238bd0b8
MY		 484
485config SYS_I2C_UNIPHIER_F
486 bool "UniPhier FIFO-builtin I2C driver"
487 depends on ARCH_UNIPHIER && DM_I2C
488 default y
489 help
b6ef3a3f 490 Support for UniPhier FIFO-builtin I2C controller driver.
238bd0b8 491 This I2C controller is used on PH1-Pro4 or newer UniPhier SoCs.
3d1957f0 492
e3bc4bb8
HS		 493config SYS_I2C_VERSATILE
494 bool "Arm Ltd Versatile I2C bus driver"
c6c26a05 495 depends on DM_I2C && TARGET_VEXPRESS64_JUNO
e3bc4bb8
HS		 496 help
497 Add support for the Arm Ltd Versatile Express I2C driver. The I2C host
498 controller is present in the development boards manufactured by Arm Ltd.
499
14a6ff2c 500config SYS_I2C_MVTWSI
501 bool "Marvell I2C driver"
502 depends on DM_I2C
503 help
504 Support for Marvell I2C controllers as used on the orion5x and
505 kirkwood SoC families.
506
34f1c9fe
SW		 507config TEGRA186_BPMP_I2C
508 bool "Enable Tegra186 BPMP-based I2C driver"
509 depends on TEGRA186_BPMP
510 help
511 Support for Tegra I2C controllers managed by the BPMP (Boot and
512 Power Management Processor). On Tegra186, some I2C controllers are
513 directly controlled by the main CPU, whereas others are controlled
514 by the BPMP, and can only be accessed by the main CPU via IPC
515 requests to the BPMP. This driver covers the latter case.
516
fc760cc6
AF		 517config SYS_I2C_BUS_MAX
518 int "Max I2C busses"
519 depends on ARCH_KEYSTONE || ARCH_OMAP2PLUS || ARCH_SOCFPGA
520 default 2 if TI816X
521 default 3 if OMAP34XX || AM33XX || AM43XX || ARCH_KEYSTONE
522 default 4 if ARCH_SOCFPGA || OMAP44XX || TI814X
523 default 5 if OMAP54XX
524 help
525 Define the maximum number of available I2C buses.
526
ad827a50
MV		 527config SYS_I2C_XILINX_XIIC
528 bool "Xilinx AXI I2C driver"
529 depends on DM_I2C
530 help
531 Support for Xilinx AXI I2C controller.
532
92164216
MS		 533config SYS_I2C_IHS
534 bool "gdsys IHS I2C driver"
535 depends on DM_I2C
536 help
537 Support for gdsys IHS I2C driver on FPGA bus.
538
3d1957f0 539source "drivers/i2c/muxes/Kconfig"
0b11dbf7
MY		 540
541endmenu
Empty description
This page took 0.432883 seconds and 4 git commands to generate.