]>
Commit | Line | Data |
---|---|---|
83d290c5 | 1 | /* SPDX-License-Identifier: GPL-2.0+ */ |
9e336903 WJ |
2 | /* |
3 | * (C) Copyright 2013 Atmel Corporation. | |
4 | * Josh Wu <[email protected]> | |
5 | * | |
6 | * Configuation settings for the AT91SAM9N12-EK boards. | |
9e336903 WJ |
7 | */ |
8 | ||
9 | #ifndef __AT91SAM9N12_CONFIG_H_ | |
10 | #define __AT91SAM9N12_CONFIG_H_ | |
11 | ||
9e336903 WJ |
12 | /* ARM asynchronous clock */ |
13 | #define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */ | |
14 | #define CONFIG_SYS_AT91_MAIN_CLOCK 16000000 /* main clock xtal */ | |
9e336903 WJ |
15 | |
16 | /* Misc CPU related */ | |
9e336903 | 17 | |
9e336903 | 18 | /* LCD */ |
9e336903 WJ |
19 | #define LCD_BPP LCD_COLOR16 |
20 | #define LCD_OUTPUT_BPP 24 | |
9e336903 | 21 | |
9e336903 WJ |
22 | #define CONFIG_SYS_SDRAM_BASE 0x20000000 |
23 | #define CONFIG_SYS_SDRAM_SIZE 0x08000000 | |
24 | ||
9e336903 | 25 | /* DataFlash */ |
9e336903 WJ |
26 | |
27 | /* NAND flash */ | |
28 | #ifdef CONFIG_CMD_NAND | |
9e336903 WJ |
29 | #define CONFIG_SYS_MAX_NAND_DEVICE 1 |
30 | #define CONFIG_SYS_NAND_BASE 0x40000000 | |
31 | #define CONFIG_SYS_NAND_MASK_ALE (1 << 21) | |
32 | #define CONFIG_SYS_NAND_MASK_CLE (1 << 22) | |
ac45bb16 AB |
33 | #define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(4) |
34 | #define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PD(5) | |
8f1a80e9 | 35 | #endif |
9e336903 | 36 | |
9e336903 WJ |
37 | #define CONFIG_EXTRA_ENV_SETTINGS \ |
38 | "console=console=ttyS0,115200\0" \ | |
43ede0bc | 39 | "mtdparts="CONFIG_MTDPARTS_DEFAULT"\0" \ |
9e336903 WJ |
40 | "bootargs_nand=rootfstype=ubifs ubi.mtd=7 root=ubi0:rootfs rw\0"\ |
41 | "bootargs_mmc=root=/dev/mmcblk0p2 rw rootfstype=ext4 rootwait\0" | |
42 | ||
d9bef0ad BS |
43 | /* USB host */ |
44 | #ifdef CONFIG_CMD_USB | |
45 | #define CONFIG_USB_ATMEL | |
dcd2f1a0 | 46 | #define CONFIG_USB_ATMEL_CLK_SEL_PLLB |
d9bef0ad BS |
47 | #define CONFIG_USB_OHCI_NEW |
48 | #define CONFIG_SYS_USB_OHCI_CPU_INIT | |
49 | #define CONFIG_SYS_USB_OHCI_REGS_BASE ATMEL_BASE_OHCI | |
50 | #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9n12" | |
51 | #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 1 | |
d9bef0ad BS |
52 | #endif |
53 | ||
ff255e83 | 54 | /* SPL */ |
ff255e83 | 55 | |
ff255e83 BS |
56 | #define CONFIG_SYS_MONITOR_LEN (512 << 10) |
57 | ||
58 | #define CONFIG_SYS_MASTER_CLOCK 132096000 | |
59 | #define CONFIG_SYS_AT91_PLLA 0x20953f03 | |
60 | #define CONFIG_SYS_MCKR 0x1301 | |
61 | #define CONFIG_SYS_MCKR_CSS 0x1302 | |
62 | ||
9e336903 | 63 | #endif |