]> Git Repo - J-u-boot.git/blame - doc/README.fsl-esdhc
doc: arch: Add document for RISC-V architecture
[J-u-boot.git] / doc / README.fsl-esdhc
CommitLineData
5a8dbdc6 1Freescale esdhc-specific options
c82e9de4 2
5a8dbdc6
YL
3 - CONFIG_SYS_FSL_ESDHC_LE
4 ESDHC IP is in little-endian mode. Accessing ESDHC registers can be
5 determined by ESDHC IP's endian mode or processor's endian mode.
6 - CONFIG_SYS_FSL_ESDHC_BE
7 ESDHC IP is in big-endian mode. Accessing ESDHC registers can be determined
8 by ESDHC IP's endian mode or processor's endian mode.
This page took 0.330106 seconds and 4 git commands to generate.