]>
Commit | Line | Data |
---|---|---|
9fdd9a54 EZ |
1 | CONFIG_ARM=y |
2 | CONFIG_SKIP_LOWLEVEL_INIT=y | |
3 | CONFIG_COUNTER_FREQUENCY=24000000 | |
4 | CONFIG_ARCH_ROCKCHIP=y | |
d6a104dc | 5 | CONFIG_DEFAULT_DEVICE_TREE="rockchip/rk3588-toybrick-x0" |
9fdd9a54 | 6 | CONFIG_ROCKCHIP_RK3588=y |
9fdd9a54 | 7 | CONFIG_SPL_SERIAL=y |
9fdd9a54 | 8 | CONFIG_TARGET_TOYBRICK_RK3588=y |
d8927020 | 9 | CONFIG_SYS_LOAD_ADDR=0xc00800 |
9fdd9a54 EZ |
10 | CONFIG_DEBUG_UART_BASE=0xFEB50000 |
11 | CONFIG_DEBUG_UART_CLOCK=24000000 | |
9fdd9a54 EZ |
12 | CONFIG_DEBUG_UART=y |
13 | CONFIG_FIT=y | |
14 | CONFIG_FIT_VERBOSE=y | |
15 | CONFIG_SPL_FIT_SIGNATURE=y | |
16 | CONFIG_SPL_LOAD_FIT=y | |
17 | CONFIG_LEGACY_IMAGE_FORMAT=y | |
9fdd9a54 EZ |
18 | CONFIG_DEFAULT_FDT_FILE="rockchip/rk3588-toybrick-x0.dtb" |
19 | # CONFIG_DISPLAY_CPUINFO is not set | |
20 | CONFIG_DISPLAY_BOARDINFO_LATE=y | |
21 | CONFIG_SPL_MAX_SIZE=0x40000 | |
22 | CONFIG_SPL_PAD_TO=0x7f8000 | |
9fdd9a54 | 23 | # CONFIG_SPL_RAW_IMAGE_SUPPORT is not set |
9fdd9a54 EZ |
24 | CONFIG_SPL_ATF=y |
25 | CONFIG_CMD_GPIO=y | |
26 | CONFIG_CMD_GPT=y | |
27 | CONFIG_CMD_MMC=y | |
28 | CONFIG_CMD_USB=y | |
29 | # CONFIG_CMD_SETEXPR is not set | |
30 | CONFIG_CMD_REGULATOR=y | |
31 | # CONFIG_SPL_DOS_PARTITION is not set | |
32 | CONFIG_SPL_OF_CONTROL=y | |
33 | CONFIG_OF_LIVE=y | |
3c0c77bd | 34 | CONFIG_OF_SPL_REMOVE_PROPS="clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents" |
9fdd9a54 | 35 | CONFIG_ENV_IS_IN_MMC=y |
3c0c77bd | 36 | CONFIG_SPL_DM_SEQ_ALIAS=y |
9fdd9a54 EZ |
37 | CONFIG_SPL_REGMAP=y |
38 | CONFIG_SPL_SYSCON=y | |
39 | CONFIG_SPL_CLK=y | |
40 | CONFIG_ROCKCHIP_GPIO=y | |
41 | CONFIG_SYS_I2C_ROCKCHIP=y | |
42 | CONFIG_MISC=y | |
43 | CONFIG_SUPPORT_EMMC_RPMB=y | |
44 | CONFIG_MMC_HS400_ES_SUPPORT=y | |
45 | CONFIG_MMC_HS400_SUPPORT=y | |
46 | CONFIG_MMC_DW=y | |
47 | CONFIG_MMC_DW_ROCKCHIP=y | |
48 | CONFIG_MMC_SDHCI=y | |
49 | CONFIG_MMC_SDHCI_SDMA=y | |
50 | CONFIG_MMC_SDHCI_ROCKCHIP=y | |
51 | CONFIG_PHY_REALTEK=y | |
52 | CONFIG_DWC_ETH_QOS=y | |
53 | CONFIG_DWC_ETH_QOS_ROCKCHIP=y | |
54 | CONFIG_PHY_ROCKCHIP_INNO_USB2=y | |
3c0c77bd | 55 | CONFIG_SPL_PINCTRL=y |
9fdd9a54 EZ |
56 | CONFIG_PWM_ROCKCHIP=y |
57 | CONFIG_SPL_RAM=y | |
58 | CONFIG_BAUDRATE=1500000 | |
59 | CONFIG_DEBUG_UART_SHIFT=2 | |
60 | CONFIG_SYS_NS16550_MEM32=y | |
61 | CONFIG_SYSRESET=y | |
62 | CONFIG_USB=y | |
63 | CONFIG_USB_EHCI_HCD=y | |
64 | CONFIG_USB_EHCI_GENERIC=y | |
65 | CONFIG_USB_OHCI_HCD=y | |
66 | CONFIG_USB_OHCI_GENERIC=y | |
67 | CONFIG_ERRNO_STR=y |