]>
Commit | Line | Data |
---|---|---|
39c8b2c7 | 1 | CONFIG_ARM=y |
a2ac2b96 | 2 | CONFIG_SKIP_LOWLEVEL_INIT=y |
abf8d963 | 3 | CONFIG_COUNTER_FREQUENCY=24000000 |
39c8b2c7 | 4 | CONFIG_ARCH_ROCKCHIP=y |
39c8b2c7 | 5 | CONFIG_NR_DRAM_BANKS=1 |
f087f7fd | 6 | CONFIG_DEFAULT_DEVICE_TREE="rockchip/px30-engicam-px30-core-edimm2.2" |
fcb5117d | 7 | CONFIG_DM_RESET=y |
39c8b2c7 | 8 | CONFIG_ROCKCHIP_PX30=y |
94537d2f | 9 | # CONFIG_TPL_ROCKCHIP_COMMON_BOARD is not set |
39c8b2c7 JT |
10 | CONFIG_TARGET_PX30_CORE=y |
11 | CONFIG_DEBUG_UART_CHANNEL=1 | |
94537d2f | 12 | # CONFIG_TPL_LIBCOMMON_SUPPORT is not set |
9ca00684 | 13 | CONFIG_SPL_DRIVERS_MISC=y |
d8927020 | 14 | CONFIG_SYS_LOAD_ADDR=0x800800 |
39c8b2c7 JT |
15 | CONFIG_DEBUG_UART_BASE=0xFF160000 |
16 | CONFIG_DEBUG_UART_CLOCK=24000000 | |
39c8b2c7 | 17 | CONFIG_DEBUG_UART=y |
39c8b2c7 JT |
18 | # CONFIG_ANDROID_BOOT_IMAGE is not set |
19 | CONFIG_FIT=y | |
20 | CONFIG_FIT_VERBOSE=y | |
21 | CONFIG_SPL_LOAD_FIT=y | |
19a4d31c | 22 | CONFIG_DEFAULT_FDT_FILE="rockchip/px30-engicam-px30-core-edimm2.2.dtb" |
74f11b55 | 23 | # CONFIG_CONSOLE_MUX is not set |
39c8b2c7 JT |
24 | # CONFIG_DISPLAY_CPUINFO is not set |
25 | CONFIG_DISPLAY_BOARDINFO_LATE=y | |
74f11b55 | 26 | CONFIG_MISC_INIT_R=y |
ca8a329a TR |
27 | CONFIG_SPL_MAX_SIZE=0x20000 |
28 | CONFIG_SPL_PAD_TO=0x7f8000 | |
39c8b2c7 JT |
29 | CONFIG_SPL_BOOTROM_SUPPORT=y |
30 | # CONFIG_SPL_RAW_IMAGE_SUPPORT is not set | |
39c8b2c7 JT |
31 | CONFIG_SPL_ATF=y |
32 | # CONFIG_TPL_FRAMEWORK is not set | |
41e47b42 | 33 | # CONFIG_TPL_BANNER_PRINT is not set |
08f512cf | 34 | # CONFIG_TPL_SYS_MALLOC_SIMPLE is not set |
39c8b2c7 JT |
35 | # CONFIG_CMD_BOOTD is not set |
36 | # CONFIG_CMD_ELF is not set | |
37 | # CONFIG_CMD_IMI is not set | |
38 | # CONFIG_CMD_XIMG is not set | |
39 | # CONFIG_CMD_LZMADEC is not set | |
40 | # CONFIG_CMD_UNZIP is not set | |
41 | CONFIG_CMD_GPT=y | |
42 | # CONFIG_CMD_LOADB is not set | |
43 | # CONFIG_CMD_LOADS is not set | |
44 | CONFIG_CMD_MMC=y | |
45 | CONFIG_CMD_USB=y | |
46 | CONFIG_CMD_USB_MASS_STORAGE=y | |
47 | # CONFIG_CMD_ITEST is not set | |
48 | # CONFIG_CMD_SETEXPR is not set | |
39c8b2c7 JT |
49 | # CONFIG_SPL_DOS_PARTITION is not set |
50 | # CONFIG_ISO_PARTITION is not set | |
51 | CONFIG_EFI_PARTITION_ENTRIES_NUMBERS=64 | |
52 | CONFIG_SPL_OF_CONTROL=y | |
53 | CONFIG_OF_LIVE=y | |
54 | CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents" | |
55 | CONFIG_ENV_IS_IN_MMC=y | |
56 | CONFIG_SYS_RELOC_GD_ENV_ADDR=y | |
57 | CONFIG_REGMAP=y | |
58 | CONFIG_SPL_REGMAP=y | |
59 | CONFIG_SYSCON=y | |
60 | CONFIG_SPL_SYSCON=y | |
61 | CONFIG_CLK=y | |
62 | CONFIG_SPL_CLK=y | |
63 | CONFIG_FASTBOOT_BUF_ADDR=0x800800 | |
64 | CONFIG_FASTBOOT_BUF_SIZE=0x04000000 | |
65 | CONFIG_ROCKCHIP_GPIO=y | |
66 | CONFIG_SYS_I2C_ROCKCHIP=y | |
67 | CONFIG_MISC=y | |
68 | CONFIG_ROCKCHIP_OTP=y | |
69 | CONFIG_MMC_DW=y | |
70 | CONFIG_MMC_DW_ROCKCHIP=y | |
71 | CONFIG_PHY_REALTEK=y | |
39c8b2c7 JT |
72 | CONFIG_ETH_DESIGNWARE=y |
73 | CONFIG_GMAC_ROCKCHIP=y | |
74 | CONFIG_PINCTRL=y | |
75 | CONFIG_DM_PMIC=y | |
76 | CONFIG_PMIC_RK8XX=y | |
77 | CONFIG_REGULATOR_PWM=y | |
78 | CONFIG_DM_REGULATOR_FIXED=y | |
79 | CONFIG_REGULATOR_RK8XX=y | |
80 | CONFIG_PWM_ROCKCHIP=y | |
81 | CONFIG_RAM=y | |
82 | CONFIG_SPL_RAM=y | |
83 | CONFIG_TPL_RAM=y | |
84 | CONFIG_ROCKCHIP_SDRAM_COMMON=y | |
39c8b2c7 JT |
85 | CONFIG_DM_RNG=y |
86 | CONFIG_RNG_ROCKCHIP=y | |
87 | # CONFIG_SPECIFY_CONSOLE_INDEX is not set | |
88 | CONFIG_DEBUG_UART_SHIFT=2 | |
9591b635 | 89 | CONFIG_SYS_NS16550_MEM32=y |
39c8b2c7 JT |
90 | CONFIG_SOUND=y |
91 | CONFIG_SYSRESET=y | |
92 | CONFIG_DM_THERMAL=y | |
93 | CONFIG_USB=y | |
94 | CONFIG_USB_EHCI_HCD=y | |
95 | CONFIG_USB_EHCI_GENERIC=y | |
96 | CONFIG_USB_GADGET=y | |
97 | CONFIG_USB_GADGET_DWC2_OTG=y | |
b86986c7 | 98 | CONFIG_VIDEO=y |
39c8b2c7 | 99 | CONFIG_DISPLAY=y |
39c8b2c7 JT |
100 | CONFIG_SPL_TINY_MEMSET=y |
101 | CONFIG_TPL_TINY_MEMSET=y | |
102 | CONFIG_LZO=y | |
103 | CONFIG_ERRNO_STR=y |