]> Git Repo - J-u-boot.git/blame - configs/firefly-px30_defconfig
configs: stm32mp1: Restore boot SPL from sdcard for Engicam i.Core STM32MP1 C.TOUCH 2.0
[J-u-boot.git] / configs / firefly-px30_defconfig
CommitLineData
50257368 1CONFIG_ARM=y
a2ac2b96 2CONFIG_SKIP_LOWLEVEL_INIT=y
abf8d963 3CONFIG_COUNTER_FREQUENCY=24000000
50257368 4CONFIG_ARCH_ROCKCHIP=y
554e5514 5CONFIG_NR_DRAM_BANKS=1
2bba7807 6CONFIG_DEFAULT_DEVICE_TREE="px30-firefly"
fcb5117d 7CONFIG_DM_RESET=y
50257368 8CONFIG_ROCKCHIP_PX30=y
742c6eb3 9# CONFIG_TPL_ROCKCHIP_COMMON_BOARD is not set
50257368 10CONFIG_TARGET_EVB_PX30=y
052170c6 11CONFIG_DEBUG_UART_CHANNEL=1
742c6eb3 12# CONFIG_TPL_LIBCOMMON_SUPPORT is not set
9ca00684 13CONFIG_SPL_DRIVERS_MISC=y
d8927020 14CONFIG_SYS_LOAD_ADDR=0x800800
50257368
KY
15CONFIG_DEBUG_UART_BASE=0xFF160000
16CONFIG_DEBUG_UART_CLOCK=24000000
556fd590 17CONFIG_DEBUG_UART=y
d8927020 18# CONFIG_EFI_LOADER is not set
50257368
KY
19# CONFIG_ANDROID_BOOT_IMAGE is not set
20CONFIG_FIT=y
21CONFIG_FIT_VERBOSE=y
22CONFIG_SPL_LOAD_FIT=y
3176d47d 23CONFIG_DEFAULT_FDT_FILE="rockchip/px30-firefly.dtb"
0817daa7 24# CONFIG_CONSOLE_MUX is not set
50257368
KY
25# CONFIG_DISPLAY_CPUINFO is not set
26CONFIG_DISPLAY_BOARDINFO_LATE=y
0817daa7 27CONFIG_MISC_INIT_R=y
ca8a329a
TR
28CONFIG_SPL_MAX_SIZE=0x20000
29CONFIG_SPL_PAD_TO=0x7f8000
50257368
KY
30CONFIG_SPL_BOOTROM_SUPPORT=y
31# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
50257368
KY
32CONFIG_SPL_ATF=y
33# CONFIG_TPL_FRAMEWORK is not set
41e47b42 34# CONFIG_TPL_BANNER_PRINT is not set
08f512cf 35# CONFIG_TPL_SYS_MALLOC_SIMPLE is not set
50257368 36# CONFIG_CMD_BOOTD is not set
50257368
KY
37# CONFIG_CMD_ELF is not set
38# CONFIG_CMD_IMI is not set
39# CONFIG_CMD_XIMG is not set
40# CONFIG_CMD_LZMADEC is not set
41# CONFIG_CMD_UNZIP is not set
50257368
KY
42CONFIG_CMD_GPT=y
43# CONFIG_CMD_LOADB is not set
44# CONFIG_CMD_LOADS is not set
45CONFIG_CMD_MMC=y
46CONFIG_CMD_USB=y
47CONFIG_CMD_USB_MASS_STORAGE=y
48# CONFIG_CMD_ITEST is not set
49# CONFIG_CMD_SETEXPR is not set
16060854 50# CONFIG_CMD_SLEEP is not set
50257368
KY
51# CONFIG_SPL_DOS_PARTITION is not set
52# CONFIG_ISO_PARTITION is not set
53CONFIG_EFI_PARTITION_ENTRIES_NUMBERS=64
54CONFIG_SPL_OF_CONTROL=y
55CONFIG_OF_LIVE=y
f087f7fd 56# CONFIG_OF_UPSTREAM is not set
50257368
KY
57CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
58CONFIG_ENV_IS_IN_MMC=y
59CONFIG_SYS_RELOC_GD_ENV_ADDR=y
60CONFIG_REGMAP=y
61CONFIG_SPL_REGMAP=y
62CONFIG_SYSCON=y
63CONFIG_SPL_SYSCON=y
64CONFIG_CLK=y
65CONFIG_SPL_CLK=y
66CONFIG_FASTBOOT_BUF_ADDR=0x800800
67CONFIG_FASTBOOT_BUF_SIZE=0x04000000
50257368
KY
68CONFIG_ROCKCHIP_GPIO=y
69CONFIG_SYS_I2C_ROCKCHIP=y
70CONFIG_MISC=y
71CONFIG_ROCKCHIP_OTP=y
d5bfef2f 72CONFIG_SUPPORT_EMMC_RPMB=y
50257368
KY
73CONFIG_MMC_DW=y
74CONFIG_MMC_DW_ROCKCHIP=y
75CONFIG_PHY_REALTEK=y
50257368
KY
76CONFIG_ETH_DESIGNWARE=y
77CONFIG_GMAC_ROCKCHIP=y
78CONFIG_PINCTRL=y
79CONFIG_DM_PMIC=y
80CONFIG_PMIC_RK8XX=y
81CONFIG_REGULATOR_PWM=y
82CONFIG_DM_REGULATOR_FIXED=y
83CONFIG_REGULATOR_RK8XX=y
84CONFIG_PWM_ROCKCHIP=y
85CONFIG_RAM=y
86CONFIG_SPL_RAM=y
87CONFIG_TPL_RAM=y
88CONFIG_ROCKCHIP_SDRAM_COMMON=y
50257368 89# CONFIG_SPECIFY_CONSOLE_INDEX is not set
50257368 90CONFIG_DEBUG_UART_SHIFT=2
9591b635 91CONFIG_SYS_NS16550_MEM32=y
50257368
KY
92CONFIG_SOUND=y
93CONFIG_SYSRESET=y
50257368
KY
94CONFIG_DM_THERMAL=y
95CONFIG_USB=y
96CONFIG_USB_EHCI_HCD=y
97CONFIG_USB_EHCI_GENERIC=y
98CONFIG_USB_GADGET=y
99CONFIG_USB_GADGET_DWC2_OTG=y
b86986c7 100CONFIG_VIDEO=y
50257368 101CONFIG_DISPLAY=y
50257368
KY
102CONFIG_SPL_TINY_MEMSET=y
103CONFIG_TPL_TINY_MEMSET=y
50257368
KY
104CONFIG_LZO=y
105CONFIG_ERRNO_STR=y
This page took 0.353835 seconds and 4 git commands to generate.