projects
/
u-boot.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
0f166b8
)
board: phytec: phycore-imx8mp: Enable DVS1 control
author
Teresa Remmet
<t.remmet@phytec.de>
Wed, 7 Jul 2021 12:58:02 +0000
(12:58 +0000)
committer
Stefano Babic
<sbabic@denx.de>
Sat, 10 Jul 2021 14:53:34 +0000
(16:53 +0200)
Enable DVS1 control through PMIC_STBY_REQ.
Signed-off-by: Teresa Remmet <t.remmet@phytec.de>
Reviewed-by: Fabio Estevam <festevam@gmail.com>
board/phytec/phycore_imx8mp/spl.c
patch
|
blob
|
blame
|
history
diff --git
a/board/phytec/phycore_imx8mp/spl.c
b/board/phytec/phycore_imx8mp/spl.c
index 815ca9badcbad6c7d512819a4cc6a69b3e1ca859..19c486e551748dd2fbac01e0562c4446700d3b19 100644
(file)
--- a/
board/phytec/phycore_imx8mp/spl.c
+++ b/
board/phytec/phycore_imx8mp/spl.c
@@
-66,7
+66,11
@@
int power_init_board(void)
pmic_reg_write(p, PCA9450_BUCK1OUT_DVS0, 0x1C);
pmic_reg_write(p, PCA9450_BUCK2OUT_DVS0, 0x1C);
- /* set WDOG_B_CFG to cold reset */
+ /* Set BUCK1 DVS1 to suspend controlled through PMIC_STBY_REQ */
+ pmic_reg_write(p, PCA9450_BUCK1OUT_DVS1, 0x14);
+ pmic_reg_write(p, PCA9450_BUCK1CTRL, 0x59);
+
+ /* Set WDOG_B_CFG to cold reset */
pmic_reg_write(p, PCA9450_RESET_CTRL, 0xA1);
return 0;
This page took
0.034576 seconds
and
4
git commands to generate.