]> Git Repo - u-boot.git/commit
riscv: sifive: fu540: enable all cache ways from U-Boot proper
authorPragnesh Patel <[email protected]>
Fri, 29 May 2020 06:44:51 +0000 (12:14 +0530)
committerAndes <[email protected]>
Fri, 3 Jul 2020 07:09:06 +0000 (15:09 +0800)
commit5ce50206ed24080707946849d3542534fadf8cbf
tree291e2af14db172b24773bc1a8c7c2b699b263d29
parentedf4fc2bafac18399d07152be51cb77d5d1bb3ac
riscv: sifive: fu540: enable all cache ways from U-Boot proper

Add L2 cache node to enable all cache ways from U-Boot proper.

Signed-off-by: Pragnesh Patel <[email protected]>
Reviewed-by: Bin Meng <[email protected]>
Tested-by: Bin Meng <[email protected]>
arch/riscv/cpu/fu540/Makefile
arch/riscv/cpu/fu540/cache.c [new file with mode: 0644]
arch/riscv/dts/fu540-c000-u-boot.dtsi
arch/riscv/include/asm/arch-fu540/cache.h [new file with mode: 0644]
board/sifive/fu540/fu540.c
This page took 0.035318 seconds and 4 git commands to generate.