]>
Commit | Line | Data |
---|---|---|
fe8c2806 | 1 | /* |
d4ca31c4 | 2 | * (C) Copyright 2000-2004 |
fe8c2806 WD |
3 | * Wolfgang Denk, DENX Software Engineering, [email protected]. |
4 | * | |
5 | * See file CREDITS for list of people who contributed to this | |
6 | * project. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or | |
9 | * modify it under the terms of the GNU General Public License as | |
10 | * published by the Free Software Foundation; either version 2 of | |
11 | * the License, or (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
21 | * MA 02111-1307 USA | |
22 | */ | |
23 | ||
24 | #include <common.h> | |
25 | #include <watchdog.h> | |
26 | #include <command.h> | |
27 | #include <malloc.h> | |
28 | #include <devices.h> | |
fe8c2806 WD |
29 | #ifdef CONFIG_8xx |
30 | #include <mpc8xx.h> | |
31 | #endif | |
0db5bca8 WD |
32 | #ifdef CONFIG_5xx |
33 | #include <mpc5xx.h> | |
34 | #endif | |
cbd8a35c | 35 | #ifdef CONFIG_MPC5xxx |
945af8d7 WD |
36 | #include <mpc5xxx.h> |
37 | #endif | |
fe8c2806 WD |
38 | #if (CONFIG_COMMANDS & CFG_CMD_IDE) |
39 | #include <ide.h> | |
40 | #endif | |
41 | #if (CONFIG_COMMANDS & CFG_CMD_SCSI) | |
42 | #include <scsi.h> | |
43 | #endif | |
44 | #if (CONFIG_COMMANDS & CFG_CMD_KGDB) | |
45 | #include <kgdb.h> | |
46 | #endif | |
47 | #ifdef CONFIG_STATUS_LED | |
48 | #include <status_led.h> | |
49 | #endif | |
50 | #include <net.h> | |
281e00a3 | 51 | #include <serial.h> |
fe8c2806 | 52 | #ifdef CFG_ALLOC_DPRAM |
9c4c5ae3 | 53 | #if !defined(CONFIG_CPM2) |
fe8c2806 WD |
54 | #include <commproc.h> |
55 | #endif | |
7aa78614 | 56 | #endif |
fe8c2806 WD |
57 | #include <version.h> |
58 | #if defined(CONFIG_BAB7xx) | |
59 | #include <w83c553f.h> | |
60 | #endif | |
61 | #include <dtt.h> | |
62 | #if defined(CONFIG_POST) | |
63 | #include <post.h> | |
64 | #endif | |
56f94be3 WD |
65 | #if defined(CONFIG_LOGBUFFER) |
66 | #include <logbuff.h> | |
67 | #endif | |
42d1f039 WD |
68 | #if defined(CFG_INIT_RAM_LOCK) && defined(CONFIG_E500) |
69 | #include <asm/cache.h> | |
70 | #endif | |
1c43771b WD |
71 | #ifdef CONFIG_PS2KBD |
72 | #include <keyboard.h> | |
73 | #endif | |
fe8c2806 WD |
74 | |
75 | #if (CONFIG_COMMANDS & CFG_CMD_DOC) | |
76 | void doc_init (void); | |
77 | #endif | |
78 | #if defined(CONFIG_HARD_I2C) || \ | |
79 | defined(CONFIG_SOFT_I2C) | |
80 | #include <i2c.h> | |
81 | #endif | |
bedc4970 SR |
82 | #if (CONFIG_COMMANDS & CFG_CMD_NAND) |
83 | void nand_init (void); | |
84 | #endif | |
fe8c2806 WD |
85 | |
86 | static char *failed = "*** failed ***\n"; | |
87 | ||
17d704eb | 88 | #if defined(CONFIG_OXC) || defined(CONFIG_PCU_E) || defined(CONFIG_RMU) |
fe8c2806 | 89 | extern flash_info_t flash_info[]; |
17d704eb | 90 | #endif |
fe8c2806 WD |
91 | |
92 | #include <environment.h> | |
bce84c4d | 93 | DECLARE_GLOBAL_DATA_PTR; |
fe8c2806 | 94 | |
7e780369 WD |
95 | #if defined(CFG_ENV_IS_EMBEDDED) |
96 | #define TOTAL_MALLOC_LEN CFG_MALLOC_LEN | |
97 | #elif ( ((CFG_ENV_ADDR+CFG_ENV_SIZE) < CFG_MONITOR_BASE) || \ | |
04a85b3b | 98 | (CFG_ENV_ADDR >= (CFG_MONITOR_BASE + CFG_MONITOR_LEN)) ) || \ |
7e780369 | 99 | defined(CFG_ENV_IS_IN_NVRAM) |
fe8c2806 WD |
100 | #define TOTAL_MALLOC_LEN (CFG_MALLOC_LEN + CFG_ENV_SIZE) |
101 | #else | |
102 | #define TOTAL_MALLOC_LEN CFG_MALLOC_LEN | |
103 | #endif | |
104 | ||
3b57fe0a WD |
105 | extern ulong __init_end; |
106 | extern ulong _end; | |
3b57fe0a WD |
107 | ulong monitor_flash_len; |
108 | ||
8bde7f77 WD |
109 | #if (CONFIG_COMMANDS & CFG_CMD_BEDBUG) |
110 | #include <bedbug/type.h> | |
111 | #endif | |
112 | ||
fe8c2806 WD |
113 | /* |
114 | * Begin and End of memory area for malloc(), and current "brk" | |
115 | */ | |
116 | static ulong mem_malloc_start = 0; | |
117 | static ulong mem_malloc_end = 0; | |
118 | static ulong mem_malloc_brk = 0; | |
119 | ||
120 | /************************************************************************ | |
121 | * Utilities * | |
122 | ************************************************************************ | |
123 | */ | |
124 | ||
125 | /* | |
126 | * The Malloc area is immediately below the monitor copy in DRAM | |
127 | */ | |
128 | static void mem_malloc_init (void) | |
129 | { | |
fe8c2806 WD |
130 | ulong dest_addr = CFG_MONITOR_BASE + gd->reloc_off; |
131 | ||
132 | mem_malloc_end = dest_addr; | |
133 | mem_malloc_start = dest_addr - TOTAL_MALLOC_LEN; | |
134 | mem_malloc_brk = mem_malloc_start; | |
135 | ||
136 | memset ((void *) mem_malloc_start, | |
137 | 0, | |
138 | mem_malloc_end - mem_malloc_start); | |
139 | } | |
140 | ||
141 | void *sbrk (ptrdiff_t increment) | |
142 | { | |
143 | ulong old = mem_malloc_brk; | |
144 | ulong new = old + increment; | |
145 | ||
146 | if ((new < mem_malloc_start) || (new > mem_malloc_end)) { | |
147 | return (NULL); | |
148 | } | |
149 | mem_malloc_brk = new; | |
150 | return ((void *) old); | |
151 | } | |
152 | ||
153 | char *strmhz (char *buf, long hz) | |
154 | { | |
155 | long l, n; | |
156 | long m; | |
157 | ||
158 | n = hz / 1000000L; | |
159 | l = sprintf (buf, "%ld", n); | |
160 | m = (hz % 1000000L) / 1000L; | |
161 | if (m != 0) | |
162 | sprintf (buf + l, ".%03ld", m); | |
163 | return (buf); | |
164 | } | |
165 | ||
fe8c2806 WD |
166 | /* |
167 | * All attempts to come up with a "common" initialization sequence | |
168 | * that works for all boards and architectures failed: some of the | |
169 | * requirements are just _too_ different. To get rid of the resulting | |
170 | * mess of board dependend #ifdef'ed code we now make the whole | |
171 | * initialization sequence configurable to the user. | |
172 | * | |
173 | * The requirements for any new initalization function is simple: it | |
174 | * receives a pointer to the "global data" structure as it's only | |
175 | * argument, and returns an integer return code, where 0 means | |
176 | * "continue" and != 0 means "fatal error, hang the system". | |
177 | */ | |
178 | typedef int (init_fnc_t) (void); | |
179 | ||
180 | /************************************************************************ | |
181 | * Init Utilities * | |
182 | ************************************************************************ | |
183 | * Some of this code should be moved into the core functions, | |
184 | * but let's get it working (again) first... | |
185 | */ | |
186 | ||
187 | static int init_baudrate (void) | |
188 | { | |
77ddac94 | 189 | char tmp[64]; /* long enough for environment variables */ |
fe8c2806 WD |
190 | int i = getenv_r ("baudrate", tmp, sizeof (tmp)); |
191 | ||
192 | gd->baudrate = (i > 0) | |
193 | ? (int) simple_strtoul (tmp, NULL, 10) | |
194 | : CONFIG_BAUDRATE; | |
fe8c2806 WD |
195 | return (0); |
196 | } | |
197 | ||
198 | /***********************************************************************/ | |
199 | ||
d96f41e0 SR |
200 | #ifdef CONFIG_ADD_RAM_INFO |
201 | void board_add_ram_info(int); | |
202 | #endif | |
203 | ||
fe8c2806 WD |
204 | static int init_func_ram (void) |
205 | { | |
fe8c2806 WD |
206 | #ifdef CONFIG_BOARD_TYPES |
207 | int board_type = gd->board_type; | |
208 | #else | |
209 | int board_type = 0; /* use dummy arg */ | |
210 | #endif | |
211 | puts ("DRAM: "); | |
212 | ||
213 | if ((gd->ram_size = initdram (board_type)) > 0) { | |
d96f41e0 SR |
214 | print_size (gd->ram_size, ""); |
215 | #ifdef CONFIG_ADD_RAM_INFO | |
216 | board_add_ram_info(0); | |
217 | #endif | |
218 | putc('\n'); | |
fe8c2806 WD |
219 | return (0); |
220 | } | |
221 | puts (failed); | |
222 | return (1); | |
223 | } | |
224 | ||
225 | /***********************************************************************/ | |
226 | ||
227 | #if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C) | |
228 | static int init_func_i2c (void) | |
229 | { | |
230 | puts ("I2C: "); | |
231 | i2c_init (CFG_I2C_SPEED, CFG_I2C_SLAVE); | |
232 | puts ("ready\n"); | |
233 | return (0); | |
234 | } | |
235 | #endif | |
236 | ||
237 | /***********************************************************************/ | |
238 | ||
239 | #if defined(CONFIG_WATCHDOG) | |
240 | static int init_func_watchdog_init (void) | |
241 | { | |
242 | puts (" Watchdog enabled\n"); | |
243 | WATCHDOG_RESET (); | |
244 | return (0); | |
245 | } | |
246 | # define INIT_FUNC_WATCHDOG_INIT init_func_watchdog_init, | |
247 | ||
248 | static int init_func_watchdog_reset (void) | |
249 | { | |
250 | WATCHDOG_RESET (); | |
251 | return (0); | |
252 | } | |
253 | # define INIT_FUNC_WATCHDOG_RESET init_func_watchdog_reset, | |
254 | #else | |
255 | # define INIT_FUNC_WATCHDOG_INIT /* undef */ | |
256 | # define INIT_FUNC_WATCHDOG_RESET /* undef */ | |
257 | #endif /* CONFIG_WATCHDOG */ | |
258 | ||
259 | /************************************************************************ | |
260 | * Initialization sequence * | |
261 | ************************************************************************ | |
262 | */ | |
263 | ||
264 | init_fnc_t *init_sequence[] = { | |
265 | ||
c837dcb1 WD |
266 | #if defined(CONFIG_BOARD_EARLY_INIT_F) |
267 | board_early_init_f, | |
fe8c2806 | 268 | #endif |
c178d3da | 269 | |
66ca92a5 | 270 | #if !defined(CONFIG_8xx_CPUCLK_DEFAULT) |
fe8c2806 | 271 | get_clocks, /* get CPU and bus clocks (etc.) */ |
e9132ea9 WD |
272 | #if defined(CONFIG_TQM8xxL) && !defined(CONFIG_TQM866M) |
273 | adjust_sdram_tbs_8xx, | |
274 | #endif | |
fe8c2806 | 275 | init_timebase, |
c178d3da | 276 | #endif |
fe8c2806 | 277 | #ifdef CFG_ALLOC_DPRAM |
9c4c5ae3 | 278 | #if !defined(CONFIG_CPM2) |
fe8c2806 WD |
279 | dpram_init, |
280 | #endif | |
7aa78614 | 281 | #endif |
fe8c2806 WD |
282 | #if defined(CONFIG_BOARD_POSTCLK_INIT) |
283 | board_postclk_init, | |
284 | #endif | |
285 | env_init, | |
66ca92a5 | 286 | #if defined(CONFIG_8xx_CPUCLK_DEFAULT) |
c178d3da WD |
287 | get_clocks_866, /* get CPU and bus clocks according to the environment variable */ |
288 | sdram_adjust_866, /* adjust sdram refresh rate according to the new clock */ | |
289 | init_timebase, | |
290 | #endif | |
fe8c2806 WD |
291 | init_baudrate, |
292 | serial_init, | |
293 | console_init_f, | |
294 | display_options, | |
295 | #if defined(CONFIG_8260) | |
296 | prt_8260_rsr, | |
297 | prt_8260_clks, | |
298 | #endif /* CONFIG_8260 */ | |
f046ccd1 EL |
299 | |
300 | #if defined(CONFIG_MPC83XX) | |
301 | print_clock_conf, | |
302 | #endif | |
303 | ||
fe8c2806 | 304 | checkcpu, |
cbd8a35c | 305 | #if defined(CONFIG_MPC5xxx) |
945af8d7 | 306 | prt_mpc5xxx_clks, |
cbd8a35c | 307 | #endif /* CONFIG_MPC5xxx */ |
983fda83 WD |
308 | #if defined(CONFIG_MPC8220) |
309 | prt_mpc8220_clks, | |
310 | #endif | |
fe8c2806 WD |
311 | checkboard, |
312 | INIT_FUNC_WATCHDOG_INIT | |
c837dcb1 | 313 | #if defined(CONFIG_MISC_INIT_F) |
fe8c2806 WD |
314 | misc_init_f, |
315 | #endif | |
316 | INIT_FUNC_WATCHDOG_RESET | |
317 | #if defined(CONFIG_HARD_I2C) || defined(CONFIG_SOFT_I2C) | |
318 | init_func_i2c, | |
319 | #endif | |
320 | #if defined(CONFIG_DTT) /* Digital Thermometers and Thermostats */ | |
321 | dtt_init, | |
4532cb69 WD |
322 | #endif |
323 | #ifdef CONFIG_POST | |
324 | post_init_f, | |
fe8c2806 WD |
325 | #endif |
326 | INIT_FUNC_WATCHDOG_RESET | |
327 | init_func_ram, | |
328 | #if defined(CFG_DRAM_TEST) | |
329 | testdram, | |
330 | #endif /* CFG_DRAM_TEST */ | |
331 | INIT_FUNC_WATCHDOG_RESET | |
332 | ||
333 | NULL, /* Terminate this list */ | |
334 | }; | |
335 | ||
336 | /************************************************************************ | |
337 | * | |
338 | * This is the first part of the initialization sequence that is | |
339 | * implemented in C, but still running from ROM. | |
340 | * | |
341 | * The main purpose is to provide a (serial) console interface as | |
342 | * soon as possible (so we can see any error messages), and to | |
343 | * initialize the RAM so that we can relocate the monitor code to | |
344 | * RAM. | |
345 | * | |
346 | * Be aware of the restrictions: global data is read-only, BSS is not | |
347 | * initialized, and stack space is limited to a few kB. | |
348 | * | |
349 | ************************************************************************ | |
350 | */ | |
351 | ||
352 | void board_init_f (ulong bootflag) | |
353 | { | |
fe8c2806 WD |
354 | bd_t *bd; |
355 | ulong len, addr, addr_sp; | |
7bc5ee07 | 356 | ulong *s; |
fe8c2806 WD |
357 | gd_t *id; |
358 | init_fnc_t **init_fnc_ptr; | |
359 | #ifdef CONFIG_PRAM | |
360 | int i; | |
361 | ulong reg; | |
362 | uchar tmp[64]; /* long enough for environment variables */ | |
363 | #endif | |
364 | ||
365 | /* Pointer is writable since we allocated a register for it */ | |
366 | gd = (gd_t *) (CFG_INIT_RAM_ADDR + CFG_GBL_DATA_OFFSET); | |
93f6a677 WD |
367 | /* compiler optimization barrier needed for GCC >= 3.4 */ |
368 | __asm__ __volatile__("": : :"memory"); | |
fe8c2806 | 369 | |
9c4c5ae3 | 370 | #if !defined(CONFIG_CPM2) |
fe8c2806 WD |
371 | /* Clear initial global data */ |
372 | memset ((void *) gd, 0, sizeof (gd_t)); | |
373 | #endif | |
374 | ||
375 | for (init_fnc_ptr = init_sequence; *init_fnc_ptr; ++init_fnc_ptr) { | |
376 | if ((*init_fnc_ptr) () != 0) { | |
377 | hang (); | |
378 | } | |
379 | } | |
380 | ||
381 | /* | |
382 | * Now that we have DRAM mapped and working, we can | |
383 | * relocate the code and continue running from DRAM. | |
384 | * | |
385 | * Reserve memory at end of RAM for (top down in that order): | |
8bde7f77 | 386 | * - kernel log buffer |
fe8c2806 WD |
387 | * - protected RAM |
388 | * - LCD framebuffer | |
389 | * - monitor code | |
390 | * - board info struct | |
391 | */ | |
3b57fe0a | 392 | len = (ulong)&_end - CFG_MONITOR_BASE; |
fe8c2806 WD |
393 | |
394 | #ifndef CONFIG_VERY_BIG_RAM | |
395 | addr = CFG_SDRAM_BASE + gd->ram_size; | |
396 | #else | |
397 | /* only allow stack below 256M */ | |
398 | addr = CFG_SDRAM_BASE + | |
399 | (gd->ram_size > 256 << 20) ? 256 << 20 : gd->ram_size; | |
400 | #endif | |
401 | ||
228f29ac WD |
402 | #ifdef CONFIG_LOGBUFFER |
403 | /* reserve kernel log buffer */ | |
404 | addr -= (LOGBUFF_RESERVE); | |
9d2b18a0 | 405 | debug ("Reserving %dk for kernel logbuffer at %08lx\n", LOGBUFF_LEN, addr); |
228f29ac WD |
406 | #endif |
407 | ||
fe8c2806 WD |
408 | #ifdef CONFIG_PRAM |
409 | /* | |
410 | * reserve protected RAM | |
411 | */ | |
77ddac94 WD |
412 | i = getenv_r ("pram", (char *)tmp, sizeof (tmp)); |
413 | reg = (i > 0) ? simple_strtoul ((const char *)tmp, NULL, 10) : CONFIG_PRAM; | |
fe8c2806 | 414 | addr -= (reg << 10); /* size is in kB */ |
9d2b18a0 | 415 | debug ("Reserving %ldk for protected RAM at %08lx\n", reg, addr); |
fe8c2806 WD |
416 | #endif /* CONFIG_PRAM */ |
417 | ||
418 | /* round down to next 4 kB limit */ | |
419 | addr &= ~(4096 - 1); | |
9d2b18a0 | 420 | debug ("Top of RAM usable for U-Boot at: %08lx\n", addr); |
fe8c2806 WD |
421 | |
422 | #ifdef CONFIG_LCD | |
423 | /* reserve memory for LCD display (always full pages) */ | |
424 | addr = lcd_setmem (addr); | |
425 | gd->fb_base = addr; | |
426 | #endif /* CONFIG_LCD */ | |
427 | ||
428 | #if defined(CONFIG_VIDEO) && defined(CONFIG_8xx) | |
429 | /* reserve memory for video display (always full pages) */ | |
430 | addr = video_setmem (addr); | |
431 | gd->fb_base = addr; | |
432 | #endif /* CONFIG_VIDEO */ | |
433 | ||
434 | /* | |
435 | * reserve memory for U-Boot code, data & bss | |
682011ff | 436 | * round down to next 4 kB limit |
fe8c2806 WD |
437 | */ |
438 | addr -= len; | |
682011ff | 439 | addr &= ~(4096 - 1); |
7d314992 WD |
440 | #ifdef CONFIG_E500 |
441 | /* round down to next 64 kB limit so that IVPR stays aligned */ | |
442 | addr &= ~(65536 - 1); | |
443 | #endif | |
fe8c2806 | 444 | |
9d2b18a0 | 445 | debug ("Reserving %ldk for U-Boot at: %08lx\n", len >> 10, addr); |
fe8c2806 | 446 | |
c7de829c WD |
447 | #ifdef CONFIG_AMIGAONEG3SE |
448 | gd->relocaddr = addr; | |
449 | #endif | |
450 | ||
fe8c2806 WD |
451 | /* |
452 | * reserve memory for malloc() arena | |
453 | */ | |
454 | addr_sp = addr - TOTAL_MALLOC_LEN; | |
9d2b18a0 | 455 | debug ("Reserving %dk for malloc() at: %08lx\n", |
fe8c2806 | 456 | TOTAL_MALLOC_LEN >> 10, addr_sp); |
fe8c2806 WD |
457 | |
458 | /* | |
459 | * (permanently) allocate a Board Info struct | |
460 | * and a permanent copy of the "global" data | |
461 | */ | |
462 | addr_sp -= sizeof (bd_t); | |
463 | bd = (bd_t *) addr_sp; | |
464 | gd->bd = bd; | |
9d2b18a0 | 465 | debug ("Reserving %d Bytes for Board Info at: %08lx\n", |
fe8c2806 | 466 | sizeof (bd_t), addr_sp); |
fe8c2806 WD |
467 | addr_sp -= sizeof (gd_t); |
468 | id = (gd_t *) addr_sp; | |
9d2b18a0 | 469 | debug ("Reserving %d Bytes for Global Data at: %08lx\n", |
fe8c2806 | 470 | sizeof (gd_t), addr_sp); |
fe8c2806 WD |
471 | |
472 | /* | |
473 | * Finally, we set up a new (bigger) stack. | |
474 | * | |
475 | * Leave some safety gap for SP, force alignment on 16 byte boundary | |
476 | * Clear initial stack frame | |
477 | */ | |
478 | addr_sp -= 16; | |
479 | addr_sp &= ~0xF; | |
7bc5ee07 WD |
480 | s = (ulong *)addr_sp; |
481 | *s-- = 0; | |
482 | *s-- = 0; | |
483 | addr_sp = (ulong)s; | |
9d2b18a0 | 484 | debug ("Stack Pointer at: %08lx\n", addr_sp); |
fe8c2806 WD |
485 | |
486 | /* | |
487 | * Save local variables to board info struct | |
488 | */ | |
489 | ||
c837dcb1 | 490 | bd->bi_memstart = CFG_SDRAM_BASE; /* start of DRAM memory */ |
fe8c2806 WD |
491 | bd->bi_memsize = gd->ram_size; /* size of DRAM memory in bytes */ |
492 | ||
493 | #ifdef CONFIG_IP860 | |
c837dcb1 WD |
494 | bd->bi_sramstart = SRAM_BASE; /* start of SRAM memory */ |
495 | bd->bi_sramsize = SRAM_SIZE; /* size of SRAM memory */ | |
983fda83 WD |
496 | #elif defined CONFIG_MPC8220 |
497 | bd->bi_sramstart = CFG_SRAM_BASE; /* start of SRAM memory */ | |
498 | bd->bi_sramsize = CFG_SRAM_SIZE; /* size of SRAM memory */ | |
fe8c2806 | 499 | #else |
c837dcb1 WD |
500 | bd->bi_sramstart = 0; /* FIXME */ /* start of SRAM memory */ |
501 | bd->bi_sramsize = 0; /* FIXME */ /* size of SRAM memory */ | |
fe8c2806 WD |
502 | #endif |
503 | ||
42d1f039 WD |
504 | #if defined(CONFIG_8xx) || defined(CONFIG_8260) || defined(CONFIG_5xx) || \ |
505 | defined(CONFIG_E500) | |
fe8c2806 WD |
506 | bd->bi_immr_base = CFG_IMMR; /* base of IMMR register */ |
507 | #endif | |
cbd8a35c | 508 | #if defined(CONFIG_MPC5xxx) |
945af8d7 WD |
509 | bd->bi_mbar_base = CFG_MBAR; /* base of internal registers */ |
510 | #endif | |
f046ccd1 EL |
511 | #if defined(CONFIG_MPC83XX) |
512 | bd->bi_immrbar = CFG_IMMRBAR; | |
513 | #endif | |
983fda83 WD |
514 | #if defined(CONFIG_MPC8220) |
515 | bd->bi_mbar_base = CFG_MBAR; /* base of internal registers */ | |
516 | bd->bi_inpfreq = gd->inp_clk; | |
517 | bd->bi_pcifreq = gd->pci_clk; | |
518 | bd->bi_vcofreq = gd->vco_clk; | |
519 | bd->bi_pevfreq = gd->pev_clk; | |
520 | bd->bi_flbfreq = gd->flb_clk; | |
521 | ||
522 | /* store bootparam to sram (backward compatible), here? */ | |
523 | { | |
9d5028c2 WD |
524 | u32 *sram = (u32 *)CFG_SRAM_BASE; |
525 | *sram++ = gd->ram_size; | |
526 | *sram++ = gd->bus_clk; | |
527 | *sram++ = gd->inp_clk; | |
528 | *sram++ = gd->cpu_clk; | |
529 | *sram++ = gd->vco_clk; | |
530 | *sram++ = gd->flb_clk; | |
531 | *sram++ = 0xb8c3ba11; /* boot signature */ | |
983fda83 WD |
532 | } |
533 | #endif | |
fe8c2806 WD |
534 | |
535 | bd->bi_bootflags = bootflag; /* boot / reboot flag (for LynxOS) */ | |
536 | ||
537 | WATCHDOG_RESET (); | |
538 | bd->bi_intfreq = gd->cpu_clk; /* Internal Freq, in Hz */ | |
539 | bd->bi_busfreq = gd->bus_clk; /* Bus Freq, in Hz */ | |
9c4c5ae3 | 540 | #if defined(CONFIG_CPM2) |
fe8c2806 WD |
541 | bd->bi_cpmfreq = gd->cpm_clk; |
542 | bd->bi_brgfreq = gd->brg_clk; | |
543 | bd->bi_sccfreq = gd->scc_clk; | |
544 | bd->bi_vco = gd->vco_out; | |
9c4c5ae3 | 545 | #endif /* CONFIG_CPM2 */ |
cbd8a35c | 546 | #if defined(CONFIG_MPC5xxx) |
945af8d7 WD |
547 | bd->bi_ipbfreq = gd->ipb_clk; |
548 | bd->bi_pcifreq = gd->pci_clk; | |
cbd8a35c | 549 | #endif /* CONFIG_MPC5xxx */ |
fe8c2806 WD |
550 | bd->bi_baudrate = gd->baudrate; /* Console Baudrate */ |
551 | ||
552 | #ifdef CFG_EXTBDINFO | |
77ddac94 WD |
553 | strncpy ((char *)bd->bi_s_version, "1.2", sizeof (bd->bi_s_version)); |
554 | strncpy ((char *)bd->bi_r_version, U_BOOT_VERSION, sizeof (bd->bi_r_version)); | |
fe8c2806 WD |
555 | |
556 | bd->bi_procfreq = gd->cpu_clk; /* Processor Speed, In Hz */ | |
557 | bd->bi_plb_busfreq = gd->bus_clk; | |
846b0dd2 | 558 | #if defined(CONFIG_405GP) || defined(CONFIG_405EP) || defined(CONFIG_440EP) || defined(CONFIG_440GR) |
fe8c2806 | 559 | bd->bi_pci_busfreq = get_PCI_freq (); |
109c0e3a | 560 | bd->bi_opbfreq = get_OPB_freq (); |
028ab6b5 WD |
561 | #elif defined(CONFIG_XILINX_ML300) |
562 | bd->bi_pci_busfreq = get_PCI_freq (); | |
fe8c2806 WD |
563 | #endif |
564 | #endif | |
565 | ||
9d2b18a0 | 566 | debug ("New Stack Pointer is: %08lx\n", addr_sp); |
fe8c2806 WD |
567 | |
568 | WATCHDOG_RESET (); | |
569 | ||
570 | #ifdef CONFIG_POST | |
571 | post_bootmode_init(); | |
6dff5529 | 572 | post_run (NULL, POST_ROM | post_bootmode_get(0)); |
fe8c2806 WD |
573 | #endif |
574 | ||
575 | WATCHDOG_RESET(); | |
576 | ||
27b207fd | 577 | memcpy (id, (void *)gd, sizeof (gd_t)); |
fe8c2806 WD |
578 | |
579 | relocate_code (addr_sp, id, addr); | |
580 | ||
581 | /* NOTREACHED - relocate_code() does not return */ | |
582 | } | |
583 | ||
fe8c2806 WD |
584 | /************************************************************************ |
585 | * | |
586 | * This is the next part if the initialization sequence: we are now | |
587 | * running from RAM and have a "normal" C environment, i. e. global | |
588 | * data can be written, BSS has been cleared, the stack size in not | |
589 | * that critical any more, etc. | |
590 | * | |
591 | ************************************************************************ | |
592 | */ | |
fe8c2806 WD |
593 | void board_init_r (gd_t *id, ulong dest_addr) |
594 | { | |
fe8c2806 WD |
595 | cmd_tbl_t *cmdtp; |
596 | char *s, *e; | |
597 | bd_t *bd; | |
598 | int i; | |
599 | extern void malloc_bin_reloc (void); | |
600 | #ifndef CFG_ENV_IS_NOWHERE | |
601 | extern char * env_name_spec; | |
602 | #endif | |
603 | ||
604 | #ifndef CFG_NO_FLASH | |
605 | ulong flash_size; | |
606 | #endif | |
607 | ||
608 | gd = id; /* initialize RAM version of global data */ | |
609 | bd = gd->bd; | |
610 | ||
611 | gd->flags |= GD_FLG_RELOC; /* tell others: relocation done */ | |
612 | ||
9d2b18a0 | 613 | debug ("Now running in RAM - U-Boot at: %08lx\n", dest_addr); |
fe8c2806 WD |
614 | |
615 | WATCHDOG_RESET (); | |
616 | ||
c837dcb1 WD |
617 | #if defined(CONFIG_BOARD_EARLY_INIT_R) |
618 | board_early_init_r (); | |
619 | #endif | |
620 | ||
fe8c2806 | 621 | gd->reloc_off = dest_addr - CFG_MONITOR_BASE; |
8bde7f77 | 622 | |
3b57fe0a | 623 | monitor_flash_len = (ulong)&__init_end - dest_addr; |
fe8c2806 | 624 | |
281e00a3 WD |
625 | #ifdef CONFIG_SERIAL_MULTI |
626 | serial_initialize(); | |
627 | #endif | |
628 | ||
fe8c2806 WD |
629 | /* |
630 | * We have to relocate the command table manually | |
631 | */ | |
8bde7f77 | 632 | for (cmdtp = &__u_boot_cmd_start; cmdtp != &__u_boot_cmd_end; cmdtp++) { |
fe8c2806 | 633 | ulong addr; |
fe8c2806 WD |
634 | addr = (ulong) (cmdtp->cmd) + gd->reloc_off; |
635 | #if 0 | |
636 | printf ("Command \"%s\": 0x%08lx => 0x%08lx\n", | |
637 | cmdtp->name, (ulong) (cmdtp->cmd), addr); | |
638 | #endif | |
639 | cmdtp->cmd = | |
640 | (int (*)(struct cmd_tbl_s *, int, int, char *[]))addr; | |
641 | ||
642 | addr = (ulong)(cmdtp->name) + gd->reloc_off; | |
643 | cmdtp->name = (char *)addr; | |
644 | ||
645 | if (cmdtp->usage) { | |
646 | addr = (ulong)(cmdtp->usage) + gd->reloc_off; | |
647 | cmdtp->usage = (char *)addr; | |
648 | } | |
649 | #ifdef CFG_LONGHELP | |
650 | if (cmdtp->help) { | |
651 | addr = (ulong)(cmdtp->help) + gd->reloc_off; | |
652 | cmdtp->help = (char *)addr; | |
653 | } | |
654 | #endif | |
655 | } | |
656 | /* there are some other pointer constants we must deal with */ | |
657 | #ifndef CFG_ENV_IS_NOWHERE | |
658 | env_name_spec += gd->reloc_off; | |
659 | #endif | |
660 | ||
661 | WATCHDOG_RESET (); | |
662 | ||
56f94be3 | 663 | #ifdef CONFIG_LOGBUFFER |
228f29ac | 664 | logbuff_init_ptrs (); |
56f94be3 | 665 | #endif |
fe8c2806 | 666 | #ifdef CONFIG_POST |
228f29ac | 667 | post_output_backlog (); |
fe8c2806 WD |
668 | post_reloc (); |
669 | #endif | |
670 | ||
671 | WATCHDOG_RESET(); | |
672 | ||
673 | #if defined(CONFIG_IP860) || defined(CONFIG_PCU_E) || defined (CONFIG_FLAGADM) | |
674 | icache_enable (); /* it's time to enable the instruction cache */ | |
675 | #endif | |
676 | ||
42d1f039 | 677 | #if defined(CFG_INIT_RAM_LOCK) && defined(CONFIG_E500) |
c837dcb1 | 678 | unlock_ram_in_cache(); /* it's time to unlock D-cache in e500 */ |
42d1f039 WD |
679 | #endif |
680 | ||
3bac3513 | 681 | #if defined(CONFIG_BAB7xx) || defined(CONFIG_CPC45) |
fe8c2806 | 682 | /* |
3bac3513 WD |
683 | * Do PCI configuration on BAB7xx and CPC45 _before_ the flash |
684 | * gets initialised, because we need the ISA resp. PCI_to_LOCAL bus | |
685 | * bridge there. | |
fe8c2806 WD |
686 | */ |
687 | pci_init (); | |
3bac3513 WD |
688 | #endif |
689 | #if defined(CONFIG_BAB7xx) | |
fe8c2806 WD |
690 | /* |
691 | * Initialise the ISA bridge | |
692 | */ | |
693 | initialise_w83c553f (); | |
694 | #endif | |
695 | ||
696 | asm ("sync ; isync"); | |
697 | ||
698 | /* | |
699 | * Setup trap handlers | |
700 | */ | |
701 | trap_init (dest_addr); | |
702 | ||
703 | #if !defined(CFG_NO_FLASH) | |
704 | puts ("FLASH: "); | |
705 | ||
706 | if ((flash_size = flash_init ()) > 0) { | |
0cb61d7d | 707 | # ifdef CFG_FLASH_CHECKSUM |
fe8c2806 WD |
708 | print_size (flash_size, ""); |
709 | /* | |
710 | * Compute and print flash CRC if flashchecksum is set to 'y' | |
711 | * | |
712 | * NOTE: Maybe we should add some WATCHDOG_RESET()? XXX | |
713 | */ | |
714 | s = getenv ("flashchecksum"); | |
715 | if (s && (*s == 'y')) { | |
716 | printf (" CRC: %08lX", | |
7e780369 WD |
717 | crc32 (0, (const unsigned char *) CFG_FLASH_BASE, flash_size) |
718 | ); | |
fe8c2806 WD |
719 | } |
720 | putc ('\n'); | |
0cb61d7d | 721 | # else /* !CFG_FLASH_CHECKSUM */ |
fe8c2806 | 722 | print_size (flash_size, "\n"); |
0cb61d7d | 723 | # endif /* CFG_FLASH_CHECKSUM */ |
fe8c2806 WD |
724 | } else { |
725 | puts (failed); | |
726 | hang (); | |
727 | } | |
728 | ||
729 | bd->bi_flashstart = CFG_FLASH_BASE; /* update start of FLASH memory */ | |
730 | bd->bi_flashsize = flash_size; /* size of FLASH memory (final value) */ | |
7e780369 WD |
731 | # if defined(CONFIG_PCU_E) || defined(CONFIG_OXC) || defined(CONFIG_RMU) |
732 | /* flash mapped at end of memory map */ | |
733 | bd->bi_flashoffset = TEXT_BASE + flash_size; | |
0cb61d7d | 734 | # elif CFG_MONITOR_BASE == CFG_FLASH_BASE |
3b57fe0a | 735 | bd->bi_flashoffset = monitor_flash_len; /* reserved area for startup monitor */ |
0cb61d7d | 736 | # else |
fe8c2806 | 737 | bd->bi_flashoffset = 0; |
0cb61d7d WD |
738 | # endif |
739 | #else /* CFG_NO_FLASH */ | |
fe8c2806 WD |
740 | |
741 | bd->bi_flashsize = 0; | |
742 | bd->bi_flashstart = 0; | |
743 | bd->bi_flashoffset = 0; | |
744 | #endif /* !CFG_NO_FLASH */ | |
745 | ||
746 | WATCHDOG_RESET (); | |
747 | ||
748 | /* initialize higher level parts of CPU like time base and timers */ | |
749 | cpu_init_r (); | |
750 | ||
751 | WATCHDOG_RESET (); | |
752 | ||
753 | /* initialize malloc() area */ | |
754 | mem_malloc_init (); | |
755 | malloc_bin_reloc (); | |
756 | ||
757 | #ifdef CONFIG_SPI | |
758 | # if !defined(CFG_ENV_IS_IN_EEPROM) | |
759 | spi_init_f (); | |
760 | # endif | |
761 | spi_init_r (); | |
762 | #endif | |
763 | ||
764 | /* relocate environment function pointers etc. */ | |
765 | env_relocate (); | |
766 | ||
767 | /* | |
768 | * Fill in missing fields of bd_info. | |
8bde7f77 WD |
769 | * We do this here, where we have "normal" access to the |
770 | * environment; we used to do this still running from ROM, | |
771 | * where had to use getenv_r(), which can be pretty slow when | |
772 | * the environment is in EEPROM. | |
fe8c2806 | 773 | */ |
7abf0c58 WD |
774 | |
775 | #if defined(CFG_EXTBDINFO) | |
776 | #if defined(CONFIG_405GP) || defined(CONFIG_405EP) | |
777 | #if defined(CONFIG_I2CFAST) | |
778 | /* | |
779 | * set bi_iic_fast for linux taking environment variable | |
780 | * "i2cfast" into account | |
781 | */ | |
782 | { | |
783 | char *s = getenv ("i2cfast"); | |
784 | if (s && ((*s == 'y') || (*s == 'Y'))) { | |
785 | bd->bi_iic_fast[0] = 1; | |
786 | bd->bi_iic_fast[1] = 1; | |
787 | } else { | |
788 | bd->bi_iic_fast[0] = 0; | |
789 | bd->bi_iic_fast[1] = 0; | |
790 | } | |
791 | } | |
792 | #else | |
793 | bd->bi_iic_fast[0] = 0; | |
794 | bd->bi_iic_fast[1] = 0; | |
795 | #endif /* CONFIG_I2CFAST */ | |
796 | #endif /* CONFIG_405GP, CONFIG_405EP */ | |
797 | #endif /* CFG_EXTBDINFO */ | |
798 | ||
fe8c2806 WD |
799 | s = getenv ("ethaddr"); |
800 | #if defined (CONFIG_MBX) || defined (CONFIG_RPXCLASSIC) || defined(CONFIG_IAD210) | |
801 | if (s == NULL) | |
802 | board_get_enetaddr (bd->bi_enetaddr); | |
803 | else | |
804 | #endif | |
805 | for (i = 0; i < 6; ++i) { | |
806 | bd->bi_enetaddr[i] = s ? simple_strtoul (s, &e, 16) : 0; | |
807 | if (s) | |
808 | s = (*e) ? e + 1 : e; | |
809 | } | |
810 | #ifdef CONFIG_HERMES | |
811 | if ((gd->board_type >> 16) == 2) | |
812 | bd->bi_ethspeed = gd->board_type & 0xFFFF; | |
813 | else | |
814 | bd->bi_ethspeed = 0xFFFF; | |
815 | #endif | |
816 | ||
817 | #ifdef CONFIG_NX823 | |
818 | load_sernum_ethaddr (); | |
819 | #endif | |
820 | ||
e2ffd59b | 821 | #ifdef CONFIG_HAS_ETH1 |
fe8c2806 WD |
822 | /* handle the 2nd ethernet address */ |
823 | ||
824 | s = getenv ("eth1addr"); | |
825 | ||
826 | for (i = 0; i < 6; ++i) { | |
827 | bd->bi_enet1addr[i] = s ? simple_strtoul (s, &e, 16) : 0; | |
828 | if (s) | |
829 | s = (*e) ? e + 1 : e; | |
830 | } | |
831 | #endif | |
e2ffd59b | 832 | #ifdef CONFIG_HAS_ETH2 |
fe8c2806 WD |
833 | /* handle the 3rd ethernet address */ |
834 | ||
835 | s = getenv ("eth2addr"); | |
b79316f2 | 836 | #if defined(CONFIG_XPEDITE1K) || defined(CONFIG_METROBOX) || defined(CONFIG_KAREF) |
ba56f625 WD |
837 | if (s == NULL) |
838 | board_get_enetaddr(bd->bi_enet2addr); | |
839 | else | |
840 | #endif | |
fe8c2806 WD |
841 | for (i = 0; i < 6; ++i) { |
842 | bd->bi_enet2addr[i] = s ? simple_strtoul (s, &e, 16) : 0; | |
843 | if (s) | |
844 | s = (*e) ? e + 1 : e; | |
845 | } | |
846 | #endif | |
847 | ||
e2ffd59b | 848 | #ifdef CONFIG_HAS_ETH3 |
ba56f625 WD |
849 | /* handle 4th ethernet address */ |
850 | s = getenv("eth3addr"); | |
b79316f2 | 851 | #if defined(CONFIG_XPEDITE1K) || defined(CONFIG_METROBOX) || defined(CONFIG_KAREF) |
ba56f625 WD |
852 | if (s == NULL) |
853 | board_get_enetaddr(bd->bi_enet3addr); | |
854 | else | |
855 | #endif | |
856 | for (i = 0; i < 6; ++i) { | |
857 | bd->bi_enet3addr[i] = s ? simple_strtoul (s, &e, 16) : 0; | |
858 | if (s) | |
859 | s = (*e) ? e + 1 : e; | |
860 | } | |
861 | #endif | |
fe8c2806 WD |
862 | |
863 | #if defined(CONFIG_TQM8xxL) || defined(CONFIG_TQM8260) || \ | |
02b11f8e | 864 | defined(CONFIG_CCM) || defined(CONFIG_KUP4K) || defined(CONFIG_KUP4X) |
fe8c2806 WD |
865 | load_sernum_ethaddr (); |
866 | #endif | |
867 | /* IP Address */ | |
868 | bd->bi_ip_addr = getenv_IPaddr ("ipaddr"); | |
869 | ||
870 | WATCHDOG_RESET (); | |
871 | ||
979bdbc7 | 872 | #if defined(CONFIG_PCI) && !defined(CONFIG_BAB7xx) && !defined(CONFIG_CPC45) |
fe8c2806 WD |
873 | /* |
874 | * Do pci configuration | |
875 | */ | |
876 | pci_init (); | |
877 | #endif | |
878 | ||
879 | /** leave this here (after malloc(), environment and PCI are working) **/ | |
880 | /* Initialize devices */ | |
881 | devices_init (); | |
882 | ||
27b207fd WD |
883 | /* Initialize the jump table for applications */ |
884 | jumptable_init (); | |
fe8c2806 WD |
885 | |
886 | /* Initialize the console (after the relocation and devices init) */ | |
887 | console_init_r (); | |
fe8c2806 WD |
888 | |
889 | #if defined(CONFIG_CCM) || \ | |
890 | defined(CONFIG_COGENT) || \ | |
891 | defined(CONFIG_CPCI405) || \ | |
892 | defined(CONFIG_EVB64260) || \ | |
56f94be3 | 893 | defined(CONFIG_KUP4K) || \ |
0608e04d | 894 | defined(CONFIG_KUP4X) || \ |
fe8c2806 WD |
895 | defined(CONFIG_LWMON) || \ |
896 | defined(CONFIG_PCU_E) || \ | |
897 | defined(CONFIG_W7O) || \ | |
898 | defined(CONFIG_MISC_INIT_R) | |
899 | /* miscellaneous platform dependent initialisations */ | |
900 | misc_init_r (); | |
901 | #endif | |
902 | ||
903 | #ifdef CONFIG_HERMES | |
904 | if (bd->bi_ethspeed != 0xFFFF) | |
905 | hermes_start_lxt980 ((int) bd->bi_ethspeed); | |
906 | #endif | |
907 | ||
fe8c2806 WD |
908 | #if (CONFIG_COMMANDS & CFG_CMD_KGDB) |
909 | WATCHDOG_RESET (); | |
910 | puts ("KGDB: "); | |
911 | kgdb_init (); | |
912 | #endif | |
913 | ||
9d2b18a0 | 914 | debug ("U-Boot relocated to %08lx\n", dest_addr); |
fe8c2806 WD |
915 | |
916 | /* | |
917 | * Enable Interrupts | |
918 | */ | |
919 | interrupt_init (); | |
920 | ||
921 | /* Must happen after interrupts are initialized since | |
922 | * an irq handler gets installed | |
923 | */ | |
42dfe7a1 | 924 | #ifdef CONFIG_SERIAL_SOFTWARE_FIFO |
fe8c2806 WD |
925 | serial_buffered_init(); |
926 | #endif | |
927 | ||
928 | #ifdef CONFIG_STATUS_LED | |
929 | status_led_set (STATUS_LED_BOOT, STATUS_LED_BLINKING); | |
930 | #endif | |
931 | ||
932 | udelay (20); | |
933 | ||
934 | set_timer (0); | |
935 | ||
fe8c2806 WD |
936 | /* Initialize from environment */ |
937 | if ((s = getenv ("loadaddr")) != NULL) { | |
938 | load_addr = simple_strtoul (s, NULL, 16); | |
939 | } | |
940 | #if (CONFIG_COMMANDS & CFG_CMD_NET) | |
941 | if ((s = getenv ("bootfile")) != NULL) { | |
942 | copy_filename (BootFile, s, sizeof (BootFile)); | |
943 | } | |
944 | #endif /* CFG_CMD_NET */ | |
945 | ||
946 | WATCHDOG_RESET (); | |
947 | ||
948 | #if (CONFIG_COMMANDS & CFG_CMD_SCSI) | |
949 | WATCHDOG_RESET (); | |
950 | puts ("SCSI: "); | |
951 | scsi_init (); | |
952 | #endif | |
953 | ||
954 | #if (CONFIG_COMMANDS & CFG_CMD_DOC) | |
955 | WATCHDOG_RESET (); | |
956 | puts ("DOC: "); | |
957 | doc_init (); | |
958 | #endif | |
959 | ||
bedc4970 SR |
960 | #if (CONFIG_COMMANDS & CFG_CMD_NAND) |
961 | WATCHDOG_RESET (); | |
b7eaad81 | 962 | puts ("NAND: "); |
bedc4970 SR |
963 | nand_init(); /* go init the NAND */ |
964 | #endif | |
965 | ||
63ff004c MB |
966 | #if (CONFIG_COMMANDS & CFG_CMD_NET) |
967 | #if defined(CONFIG_NET_MULTI) | |
fe8c2806 WD |
968 | WATCHDOG_RESET (); |
969 | puts ("Net: "); | |
63ff004c | 970 | #endif |
fe8c2806 WD |
971 | eth_initialize (bd); |
972 | #endif | |
973 | ||
63ff004c MB |
974 | #if (CONFIG_COMMANDS & CFG_CMD_NET) && ( \ |
975 | defined(CONFIG_CCM) || \ | |
976 | defined(CONFIG_ELPT860) || \ | |
977 | defined(CONFIG_EP8260) || \ | |
978 | defined(CONFIG_IP860) || \ | |
979 | defined(CONFIG_IVML24) || \ | |
980 | defined(CONFIG_IVMS8) || \ | |
981 | defined(CONFIG_MPC8260ADS) || \ | |
982 | defined(CONFIG_MPC8266ADS) || \ | |
983 | defined(CONFIG_MPC8560ADS) || \ | |
984 | defined(CONFIG_PCU_E) || \ | |
985 | defined(CONFIG_RPXSUPER) || \ | |
986 | defined(CONFIG_STXGP3) || \ | |
987 | defined(CONFIG_SPD823TS) || \ | |
988 | defined(CONFIG_RESET_PHY_R) ) | |
989 | ||
990 | WATCHDOG_RESET (); | |
991 | debug ("Reset Ethernet PHY\n"); | |
992 | reset_phy (); | |
993 | #endif | |
994 | ||
fe8c2806 | 995 | #ifdef CONFIG_POST |
6dff5529 | 996 | post_run (NULL, POST_RAM | post_bootmode_get(0)); |
fe8c2806 WD |
997 | #endif |
998 | ||
999 | #if (CONFIG_COMMANDS & CFG_CMD_PCMCIA) && !(CONFIG_COMMANDS & CFG_CMD_IDE) | |
1000 | WATCHDOG_RESET (); | |
1001 | puts ("PCMCIA:"); | |
1002 | pcmcia_init (); | |
1003 | #endif | |
1004 | ||
1005 | #if (CONFIG_COMMANDS & CFG_CMD_IDE) | |
1006 | WATCHDOG_RESET (); | |
1007 | # ifdef CONFIG_IDE_8xx_PCCARD | |
1008 | puts ("PCMCIA:"); | |
1009 | # else | |
1010 | puts ("IDE: "); | |
1011 | #endif | |
1012 | ide_init (); | |
1013 | #endif /* CFG_CMD_IDE */ | |
1014 | ||
1015 | #ifdef CONFIG_LAST_STAGE_INIT | |
1016 | WATCHDOG_RESET (); | |
1017 | /* | |
1018 | * Some parts can be only initialized if all others (like | |
1019 | * Interrupts) are up and running (i.e. the PC-style ISA | |
1020 | * keyboard). | |
1021 | */ | |
1022 | last_stage_init (); | |
1023 | #endif | |
1024 | ||
1025 | #if (CONFIG_COMMANDS & CFG_CMD_BEDBUG) | |
1026 | WATCHDOG_RESET (); | |
1027 | bedbug_init (); | |
1028 | #endif | |
1029 | ||
228f29ac | 1030 | #if defined(CONFIG_PRAM) || defined(CONFIG_LOGBUFFER) |
fe8c2806 WD |
1031 | /* |
1032 | * Export available size of memory for Linux, | |
1033 | * taking into account the protected RAM at top of memory | |
1034 | */ | |
1035 | { | |
1036 | ulong pram; | |
fe8c2806 | 1037 | uchar memsz[32]; |
228f29ac WD |
1038 | #ifdef CONFIG_PRAM |
1039 | char *s; | |
fe8c2806 WD |
1040 | |
1041 | if ((s = getenv ("pram")) != NULL) { | |
1042 | pram = simple_strtoul (s, NULL, 10); | |
1043 | } else { | |
1044 | pram = CONFIG_PRAM; | |
1045 | } | |
228f29ac WD |
1046 | #else |
1047 | pram=0; | |
1048 | #endif | |
1049 | #ifdef CONFIG_LOGBUFFER | |
1050 | /* Also take the logbuffer into account (pram is in kB) */ | |
1051 | pram += (LOGBUFF_LEN+LOGBUFF_OVERHEAD)/1024; | |
1052 | #endif | |
77ddac94 WD |
1053 | sprintf ((char *)memsz, "%ldk", (bd->bi_memsize / 1024) - pram); |
1054 | setenv ("mem", (char *)memsz); | |
fe8c2806 WD |
1055 | } |
1056 | #endif | |
1057 | ||
1c43771b WD |
1058 | #ifdef CONFIG_PS2KBD |
1059 | puts ("PS/2: "); | |
1060 | kbd_init(); | |
1061 | #endif | |
1062 | ||
4532cb69 WD |
1063 | #ifdef CONFIG_MODEM_SUPPORT |
1064 | { | |
1065 | extern int do_mdm_init; | |
1066 | do_mdm_init = gd->do_mdm_init; | |
1067 | } | |
1068 | #endif | |
1069 | ||
fe8c2806 WD |
1070 | /* Initialization complete - start the monitor */ |
1071 | ||
1072 | /* main_loop() can return to retry autoboot, if so just run it again. */ | |
1073 | for (;;) { | |
1074 | WATCHDOG_RESET (); | |
1075 | main_loop (); | |
1076 | } | |
1077 | ||
1078 | /* NOTREACHED - no way out of command loop except booting */ | |
1079 | } | |
1080 | ||
1081 | void hang (void) | |
1082 | { | |
1083 | puts ("### ERROR ### Please RESET the board ###\n"); | |
63e73c9a WD |
1084 | #ifdef CONFIG_SHOW_BOOT_PROGRESS |
1085 | show_boot_progress(-30); | |
1086 | #endif | |
fe8c2806 WD |
1087 | for (;;); |
1088 | } | |
1089 | ||
4532cb69 WD |
1090 | #ifdef CONFIG_MODEM_SUPPORT |
1091 | /* called from main loop (common/main.c) */ | |
77ddac94 WD |
1092 | /* 'inline' - We have to do it fast */ |
1093 | static inline void mdm_readline(char *buf, int bufsiz) | |
1094 | { | |
1095 | char c; | |
1096 | char *p; | |
1097 | int n; | |
1098 | ||
1099 | n = 0; | |
1100 | p = buf; | |
1101 | for(;;) { | |
1102 | c = serial_getc(); | |
1103 | ||
1104 | /* dbg("(%c)", c); */ | |
1105 | ||
1106 | switch(c) { | |
1107 | case '\r': | |
1108 | break; | |
1109 | case '\n': | |
1110 | *p = '\0'; | |
1111 | return; | |
1112 | ||
1113 | default: | |
1114 | if(n++ > bufsiz) { | |
1115 | *p = '\0'; | |
1116 | return; /* sanity check */ | |
1117 | } | |
1118 | *p = c; | |
1119 | p++; | |
1120 | break; | |
1121 | } | |
1122 | } | |
1123 | } | |
1124 | ||
4532cb69 WD |
1125 | extern void dbg(const char *fmt, ...); |
1126 | int mdm_init (void) | |
1127 | { | |
1128 | char env_str[16]; | |
1129 | char *init_str; | |
1130 | int i; | |
1131 | extern char console_buffer[]; | |
4532cb69 WD |
1132 | extern void enable_putc(void); |
1133 | extern int hwflow_onoff(int); | |
1134 | ||
1135 | enable_putc(); /* enable serial_putc() */ | |
1136 | ||
1137 | #ifdef CONFIG_HWFLOW | |
1138 | init_str = getenv("mdm_flow_control"); | |
1139 | if (init_str && (strcmp(init_str, "rts/cts") == 0)) | |
1140 | hwflow_onoff (1); | |
1141 | else | |
1142 | hwflow_onoff(-1); | |
1143 | #endif | |
1144 | ||
1145 | for (i = 1;;i++) { | |
1146 | sprintf(env_str, "mdm_init%d", i); | |
1147 | if ((init_str = getenv(env_str)) != NULL) { | |
1148 | serial_puts(init_str); | |
1149 | serial_puts("\n"); | |
1150 | for(;;) { | |
1151 | mdm_readline(console_buffer, CFG_CBSIZE); | |
1152 | dbg("ini%d: [%s]", i, console_buffer); | |
1153 | ||
1154 | if ((strcmp(console_buffer, "OK") == 0) || | |
1155 | (strcmp(console_buffer, "ERROR") == 0)) { | |
1156 | dbg("ini%d: cmd done", i); | |
1157 | break; | |
1158 | } else /* in case we are originating call ... */ | |
1159 | if (strncmp(console_buffer, "CONNECT", 7) == 0) { | |
1160 | dbg("ini%d: connect", i); | |
1161 | return 0; | |
1162 | } | |
1163 | } | |
1164 | } else | |
1165 | break; /* no init string - stop modem init */ | |
1166 | ||
1167 | udelay(100000); | |
1168 | } | |
1169 | ||
1170 | udelay(100000); | |
1171 | ||
1172 | /* final stage - wait for connect */ | |
1173 | for(;i > 1;) { /* if 'i' > 1 - wait for connection | |
1174 | message from modem */ | |
1175 | mdm_readline(console_buffer, CFG_CBSIZE); | |
1176 | dbg("ini_f: [%s]", console_buffer); | |
1177 | if (strncmp(console_buffer, "CONNECT", 7) == 0) { | |
1178 | dbg("ini_f: connected"); | |
1179 | return 0; | |
1180 | } | |
1181 | } | |
1182 | ||
1183 | return 0; | |
1184 | } | |
1185 | ||
4532cb69 WD |
1186 | #endif |
1187 | ||
fe8c2806 WD |
1188 | #if 0 /* We could use plain global data, but the resulting code is bigger */ |
1189 | /* | |
1190 | * Pointer to initial global data area | |
1191 | * | |
1192 | * Here we initialize it. | |
1193 | */ | |
1194 | #undef XTRN_DECLARE_GLOBAL_DATA_PTR | |
1195 | #define XTRN_DECLARE_GLOBAL_DATA_PTR /* empty = allocate here */ | |
1196 | DECLARE_GLOBAL_DATA_PTR = (gd_t *) (CFG_INIT_RAM_ADDR + CFG_GBL_DATA_OFFSET); | |
1197 | #endif /* 0 */ | |
1198 | ||
1199 | /************************************************************************/ |