]>
Commit | Line | Data |
---|---|---|
0441b485 JT |
1 | CONFIG_ARM=y |
2 | CONFIG_ARCH_STM32MP=y | |
3 | CONFIG_SYS_MALLOC_F_LEN=0x3000 | |
fcb5117d TR |
4 | CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y |
5 | CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0xc0100000 | |
0441b485 | 6 | CONFIG_ENV_OFFSET=0x280000 |
2bba7807 | 7 | CONFIG_DEFAULT_DEVICE_TREE="stm32mp157a-microgea-stm32mp1-microdev2.0-of7" |
0441b485 | 8 | CONFIG_SPL_TEXT_BASE=0x2FFC2500 |
1247c35c | 9 | CONFIG_SYS_PROMPT="STM32MP> " |
103c5f18 | 10 | CONFIG_SPL_MMC=y |
fcb5117d | 11 | CONFIG_SPL_STACK=0x30000000 |
0441b485 JT |
12 | CONFIG_SPL=y |
13 | CONFIG_TARGET_MICROGEA_STM32MP1=y | |
14 | CONFIG_ENV_OFFSET_REDUND=0x2C0000 | |
15 | # CONFIG_ARMV7_VIRT is not set | |
d46e86d2 | 16 | CONFIG_SYS_LOAD_ADDR=0xc2000000 |
0a3689cb TR |
17 | CONFIG_SYS_MEMTEST_START=0xc0000000 |
18 | CONFIG_SYS_MEMTEST_END=0xc4000000 | |
0441b485 | 19 | CONFIG_FIT=y |
c358af81 | 20 | CONFIG_DISTRO_DEFAULTS=y |
0441b485 | 21 | CONFIG_BOOTCOMMAND="run bootcmd_stm32mp" |
9b5f9aeb TR |
22 | CONFIG_SPL_FOOTPRINT_LIMIT=y |
23 | CONFIG_SPL_MAX_FOOTPRINT=0x3db00 | |
f113d7d3 | 24 | # CONFIG_SPL_SHARES_INIT_SP_ADDR is not set |
10f6e4dc TR |
25 | CONFIG_SYS_SPL_MALLOC=y |
26 | CONFIG_HAS_CUSTOM_SPL_MALLOC_START=y | |
27 | CONFIG_CUSTOM_SYS_SPL_MALLOC_ADDR=0xc0300000 | |
28 | CONFIG_SYS_SPL_MALLOC_SIZE=0x1d00000 | |
0441b485 JT |
29 | CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION=y |
30 | CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_PARTITION=3 | |
31 | CONFIG_SPL_ENV_SUPPORT=y | |
975e7cf3 | 32 | CONFIG_SPL_I2C=y |
933b2f09 | 33 | CONFIG_SPL_POWER=y |
d0ee7f29 | 34 | CONFIG_SYS_PBSIZE=1050 |
c45568cc | 35 | CONFIG_SYS_BOOTM_LEN=0x2000000 |
0441b485 JT |
36 | CONFIG_CMD_ADTIMG=y |
37 | CONFIG_CMD_ERASEENV=y | |
38 | CONFIG_CMD_MEMINFO=y | |
39 | CONFIG_CMD_MEMTEST=y | |
40 | CONFIG_CMD_ADC=y | |
41 | CONFIG_CMD_CLK=y | |
42 | CONFIG_CMD_FUSE=y | |
43 | CONFIG_CMD_GPIO=y | |
44 | CONFIG_CMD_I2C=y | |
45 | CONFIG_CMD_MMC=y | |
46 | CONFIG_CMD_REMOTEPROC=y | |
bf904ea4 | 47 | CONFIG_SYS_DISABLE_AUTOLOAD=y |
0441b485 JT |
48 | CONFIG_CMD_CACHE=y |
49 | CONFIG_CMD_TIME=y | |
50 | CONFIG_CMD_TIMER=y | |
51 | CONFIG_CMD_PMIC=y | |
52 | CONFIG_CMD_REGULATOR=y | |
53 | CONFIG_CMD_EXT4_WRITE=y | |
54 | # CONFIG_SPL_DOS_PARTITION is not set | |
55 | CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-names interrupts-extended interrupt-controller \\\#interrupt-cells interrupt-parent dmas dma-names assigned-clocks assigned-clock-rates assigned-clock-parents hwlocks" | |
56 | CONFIG_ENV_IS_NOWHERE=y | |
57 | CONFIG_ENV_IS_IN_MMC=y | |
58 | CONFIG_SYS_REDUNDAND_ENVIRONMENT=y | |
59 | CONFIG_SYS_RELOC_GD_ENV_ADDR=y | |
60 | # CONFIG_SPL_ENV_IS_NOWHERE is not set | |
54f80dd2 TR |
61 | CONFIG_USE_SERVERIP=y |
62 | CONFIG_SERVERIP="192.168.1.1" | |
0441b485 JT |
63 | CONFIG_DM_HWSPINLOCK=y |
64 | CONFIG_HWSPINLOCK_STM32=y | |
65 | CONFIG_DM_I2C=y | |
66 | CONFIG_SYS_I2C_STM32F7=y | |
67 | CONFIG_LED=y | |
68 | CONFIG_LED_GPIO=y | |
0441b485 | 69 | CONFIG_STM32_FMC2_EBI=y |
0441b485 JT |
70 | CONFIG_SUPPORT_EMMC_BOOT=y |
71 | CONFIG_STM32_SDMMC2=y | |
72 | CONFIG_PHY_REALTEK=y | |
0441b485 JT |
73 | CONFIG_DWC_ETH_QOS=y |
74 | CONFIG_PHY=y | |
75 | CONFIG_PINCONF=y | |
76 | # CONFIG_SPL_PINCTRL_FULL is not set | |
77 | CONFIG_PINCTRL_STMFX=y | |
78 | CONFIG_DM_PMIC=y | |
79 | # CONFIG_SPL_PMIC_CHILDREN is not set | |
80 | CONFIG_PMIC_STPMIC1=y | |
81 | CONFIG_DM_REGULATOR=y | |
82 | CONFIG_DM_REGULATOR_FIXED=y | |
83 | CONFIG_DM_REGULATOR_GPIO=y | |
84 | CONFIG_REMOTEPROC_STM32_COPRO=y | |
85 | CONFIG_DM_RTC=y | |
86 | CONFIG_RTC_STM32=y | |
87 | CONFIG_SERIAL_RX_BUFFER=y | |
17aeb589 | 88 | CONFIG_SYSRESET_SYSCON=y |
0441b485 JT |
89 | CONFIG_WDT=y |
90 | CONFIG_WDT_STM32MP=y | |
5564b4cd | 91 | # CONFIG_BINMAN_FDT is not set |
0441b485 JT |
92 | CONFIG_LZO=y |
93 | CONFIG_ERRNO_STR=y |