]> Git Repo - u-boot.git/blame - configs/chromebit_mickey_defconfig
image: Rename CONFIG_FIT_ENABLE_RSASSA_PSS_SUPPORT
[u-boot.git] / configs / chromebit_mickey_defconfig
CommitLineData
e70408c0 1CONFIG_ARM=y
7ba79f26 2# CONFIG_SPL_USE_ARCH_MEMCPY is not set
e70408c0 3CONFIG_ARCH_ROCKCHIP=y
278b90ce 4CONFIG_SYS_TEXT_BASE=0x00100000
554e5514 5CONFIG_NR_DRAM_BANKS=1
556fd590 6CONFIG_SYS_SPI_U_BOOT_OFFS=0x20000
2bba7807 7CONFIG_DEFAULT_DEVICE_TREE="rk3288-veyron-mickey"
c5a6e9f8 8CONFIG_SPL_TEXT_BASE=0xff704000
e70408c0 9CONFIG_ROCKCHIP_RK3288=y
8728c97e 10# CONFIG_SPL_MMC_SUPPORT is not set
e70408c0 11CONFIG_TARGET_CHROMEBIT_MICKEY=y
d168bcb6 12CONFIG_SPL_STACK_R_ADDR=0x80000
358b6a20
TR
13CONFIG_DEBUG_UART_BASE=0xff690000
14CONFIG_DEBUG_UART_CLOCK=24000000
e70408c0
SG
15CONFIG_SPL_SPI_FLASH_SUPPORT=y
16CONFIG_SPL_SPI_SUPPORT=y
556fd590 17CONFIG_SPL_PAYLOAD="u-boot.img"
f7d0ae9c 18CONFIG_DEBUG_UART=y
37304aaf 19CONFIG_USE_PREBOOT=y
a2a5053a 20CONFIG_DEFAULT_FDT_FILE="rk3288-veyron-mickey.dtb"
e70408c0 21# CONFIG_DISPLAY_CPUINFO is not set
78eba69d 22CONFIG_DISPLAY_BOARDINFO_LATE=y
fffdf729 23CONFIG_BOARD_EARLY_INIT_R=y
7ba79f26 24# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
e70408c0
SG
25CONFIG_SPL_STACK_R=y
26CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x2000
7ba79f26
UR
27# CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR is not set
28# CONFIG_SPL_CRC32_SUPPORT is not set
55500438 29CONFIG_SPL_SPI_LOAD=y
88663126 30CONFIG_CMD_GPIO=y
b331cd62 31CONFIG_CMD_GPT=y
88663126 32CONFIG_CMD_I2C=y
e70408c0 33CONFIG_CMD_MMC=y
719d36ee 34CONFIG_CMD_SF_TEST=y
88663126 35CONFIG_CMD_SPI=y
c3d098e7 36CONFIG_CMD_USB=y
e70408c0 37# CONFIG_CMD_SETEXPR is not set
e70408c0
SG
38CONFIG_CMD_CACHE=y
39CONFIG_CMD_TIME=y
40CONFIG_CMD_PMIC=y
41CONFIG_CMD_REGULATOR=y
b0cf7339 42# CONFIG_SPL_DOS_PARTITION is not set
bd42a942 43# CONFIG_SPL_EFI_PARTITION is not set
b331cd62 44CONFIG_SPL_PARTITION_UUIDS=y
e70408c0
SG
45CONFIG_SPL_OF_CONTROL=y
46CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
7ba79f26 47CONFIG_SPL_OF_PLATDATA=y
8d8ee47e 48CONFIG_SYS_RELOC_GD_ENV_ADDR=y
e70408c0
SG
49CONFIG_REGMAP=y
50CONFIG_SPL_REGMAP=y
51CONFIG_SYSCON=y
52CONFIG_SPL_SYSCON=y
53# CONFIG_SPL_SIMPLE_BUS is not set
7ba79f26 54# CONFIG_SPL_BLK is not set
e70408c0
SG
55CONFIG_CLK=y
56CONFIG_SPL_CLK=y
57CONFIG_ROCKCHIP_GPIO=y
58CONFIG_I2C_CROS_EC_TUNNEL=y
59CONFIG_SYS_I2C_ROCKCHIP=y
60CONFIG_I2C_MUX=y
18780951 61CONFIG_DM_KEYBOARD=y
e70408c0 62CONFIG_CROS_EC_KEYB=y
e70408c0
SG
63CONFIG_CROS_EC=y
64CONFIG_CROS_EC_SPI=y
65CONFIG_PWRSEQ=y
144d0574 66CONFIG_MMC_PWRSEQ=y
7ba79f26 67# CONFIG_SPL_DM_MMC is not set
55ed3b46 68CONFIG_MMC_DW=y
fed44087 69CONFIG_MMC_DW_ROCKCHIP=y
888f184a 70CONFIG_MTD=y
7ba79f26 71CONFIG_SF_DEFAULT_BUS=2
14453fbf 72CONFIG_SF_DEFAULT_SPEED=20000000
64df512e 73CONFIG_SPI_FLASH_GIGADEVICE=y
e70408c0 74CONFIG_PINCTRL=y
7ba79f26 75CONFIG_PINCONF=y
e70408c0 76CONFIG_SPL_PINCTRL=y
5e50f878 77# CONFIG_SPL_PINCTRL_FULL is not set
e70408c0
SG
78CONFIG_DM_PMIC=y
79# CONFIG_SPL_PMIC_CHILDREN is not set
453c5a92 80CONFIG_PMIC_RK8XX=y
e70408c0 81CONFIG_DM_REGULATOR_FIXED=y
453c5a92 82CONFIG_REGULATOR_RK8XX=y
e70408c0
SG
83CONFIG_PWM_ROCKCHIP=y
84CONFIG_RAM=y
85CONFIG_SPL_RAM=y
e70408c0 86CONFIG_DEBUG_UART_SHIFT=2
e70408c0
SG
87CONFIG_ROCKCHIP_SPI=y
88CONFIG_SYSRESET=y
ecad7051 89CONFIG_USB=y
7ba79f26
UR
90# CONFIG_SPL_DM_USB is not set
91CONFIG_USB_DWC2=y
6574864d 92CONFIG_ROCKCHIP_USB2_PHY=y
e70408c0 93CONFIG_DM_VIDEO=y
8a6ffeda 94# CONFIG_VIDEO_BPP8 is not set
e70408c0
SG
95CONFIG_DISPLAY=y
96CONFIG_VIDEO_ROCKCHIP=y
b98f0a3d 97CONFIG_DISPLAY_ROCKCHIP_HDMI=y
7ba79f26 98CONFIG_SPL_TINY_MEMSET=y
e70408c0
SG
99CONFIG_CMD_DHRYSTONE=y
100CONFIG_ERRNO_STR=y
This page took 0.428491 seconds and 4 git commands to generate.