]>
Commit | Line | Data |
---|---|---|
324f6cfd WD |
1 | /* |
2 | * (C) Copyright 2002 | |
3 | * Wolfgang Denk, DENX Software Engineering, [email protected]. | |
4 | * | |
5 | * See file CREDITS for list of people who contributed to this | |
6 | * project. | |
7 | * | |
8 | * This program is free software; you can redistribute it and/or | |
9 | * modify it under the terms of the GNU General Public License as | |
10 | * published by the Free Software Foundation; either version 2 of | |
11 | * the License, or (at your option) any later version. | |
12 | * | |
13 | * This program is distributed in the hope that it will be useful, | |
14 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
15 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
16 | * GNU General Public License for more details. | |
17 | * | |
18 | * You should have received a copy of the GNU General Public License | |
19 | * along with this program; if not, write to the Free Software | |
20 | * Foundation, Inc., 59 Temple Place, Suite 330, Boston, | |
21 | * MA 02111-1307 USA | |
228f29ac WD |
22 | * |
23 | * Be sure to mark tests to be run before relocation as such with the | |
24 | * CFG_POST_PREREL flag so that logging is done correctly if the | |
25 | * logbuffer support is enabled. | |
324f6cfd WD |
26 | */ |
27 | ||
28 | #include <common.h> | |
29 | ||
30 | #ifdef CONFIG_POST | |
31 | ||
32 | #include <post.h> | |
33 | ||
34 | extern int cache_post_test (int flags); | |
35 | extern int watchdog_post_test (int flags); | |
36 | extern int i2c_post_test (int flags); | |
37 | extern int rtc_post_test (int flags); | |
38 | extern int memory_post_test (int flags); | |
39 | extern int cpu_post_test (int flags); | |
a11e0696 | 40 | extern int fpu_post_test (int flags); |
324f6cfd WD |
41 | extern int uart_post_test (int flags); |
42 | extern int ether_post_test (int flags); | |
43 | extern int spi_post_test (int flags); | |
44 | extern int usb_post_test (int flags); | |
45 | extern int spr_post_test (int flags); | |
4532cb69 | 46 | extern int sysmon_post_test (int flags); |
5a8c51cd | 47 | extern int dsp_post_test (int flags); |
79fa88f3 | 48 | extern int codec_post_test (int flags); |
531e3e8b | 49 | extern int ecc_post_test (int flags); |
4532cb69 WD |
50 | |
51 | extern int sysmon_init_f (void); | |
52 | ||
53 | extern void sysmon_reloc (void); | |
54 | ||
324f6cfd WD |
55 | |
56 | struct post_test post_list[] = | |
57 | { | |
58 | #if CONFIG_POST & CFG_POST_CACHE | |
59 | { | |
8bde7f77 WD |
60 | "Cache test", |
61 | "cache", | |
62 | "This test verifies the CPU cache operation.", | |
63 | POST_RAM | POST_ALWAYS, | |
64 | &cache_post_test, | |
65 | NULL, | |
66 | NULL, | |
228f29ac | 67 | CFG_POST_CACHE |
324f6cfd WD |
68 | }, |
69 | #endif | |
70 | #if CONFIG_POST & CFG_POST_WATCHDOG | |
71 | { | |
8bde7f77 WD |
72 | "Watchdog timer test", |
73 | "watchdog", | |
74 | "This test checks the watchdog timer.", | |
8564acf9 | 75 | POST_RAM | POST_POWERON | POST_SLOWTEST | POST_MANUAL | POST_REBOOT, |
8bde7f77 WD |
76 | &watchdog_post_test, |
77 | NULL, | |
78 | NULL, | |
228f29ac | 79 | CFG_POST_WATCHDOG |
324f6cfd WD |
80 | }, |
81 | #endif | |
82 | #if CONFIG_POST & CFG_POST_I2C | |
83 | { | |
8bde7f77 WD |
84 | "I2C test", |
85 | "i2c", | |
86 | "This test verifies the I2C operation.", | |
87 | POST_RAM | POST_ALWAYS, | |
88 | &i2c_post_test, | |
89 | NULL, | |
90 | NULL, | |
228f29ac | 91 | CFG_POST_I2C |
324f6cfd WD |
92 | }, |
93 | #endif | |
94 | #if CONFIG_POST & CFG_POST_RTC | |
95 | { | |
8bde7f77 WD |
96 | "RTC test", |
97 | "rtc", | |
98 | "This test verifies the RTC operation.", | |
8564acf9 | 99 | POST_RAM | POST_SLOWTEST | POST_MANUAL, |
8bde7f77 WD |
100 | &rtc_post_test, |
101 | NULL, | |
102 | NULL, | |
228f29ac | 103 | CFG_POST_RTC |
324f6cfd WD |
104 | }, |
105 | #endif | |
106 | #if CONFIG_POST & CFG_POST_MEMORY | |
107 | { | |
8bde7f77 WD |
108 | "Memory test", |
109 | "memory", | |
110 | "This test checks RAM.", | |
8564acf9 | 111 | POST_ROM | POST_POWERON | POST_SLOWTEST | POST_PREREL, |
8bde7f77 WD |
112 | &memory_post_test, |
113 | NULL, | |
114 | NULL, | |
228f29ac | 115 | CFG_POST_MEMORY |
324f6cfd WD |
116 | }, |
117 | #endif | |
118 | #if CONFIG_POST & CFG_POST_CPU | |
119 | { | |
8bde7f77 WD |
120 | "CPU test", |
121 | "cpu", | |
122 | "This test verifies the arithmetic logic unit of" | |
123 | " CPU.", | |
124 | POST_RAM | POST_ALWAYS, | |
125 | &cpu_post_test, | |
126 | NULL, | |
127 | NULL, | |
228f29ac | 128 | CFG_POST_CPU |
324f6cfd WD |
129 | }, |
130 | #endif | |
a11e0696 IL |
131 | #if CONFIG_POST & CFG_POST_FPU |
132 | { | |
133 | "FPU test", | |
134 | "fpu", | |
135 | "This test verifies the arithmetic logic unit of" | |
136 | " FPU.", | |
137 | POST_RAM | POST_ALWAYS, | |
138 | &fpu_post_test, | |
139 | NULL, | |
140 | NULL, | |
141 | CFG_POST_FPU | |
142 | }, | |
143 | #endif | |
324f6cfd WD |
144 | #if CONFIG_POST & CFG_POST_UART |
145 | { | |
8bde7f77 WD |
146 | "UART test", |
147 | "uart", | |
148 | "This test verifies the UART operation.", | |
8564acf9 | 149 | POST_RAM | POST_SLOWTEST | POST_MANUAL, |
8bde7f77 WD |
150 | &uart_post_test, |
151 | NULL, | |
152 | NULL, | |
228f29ac | 153 | CFG_POST_UART |
324f6cfd WD |
154 | }, |
155 | #endif | |
156 | #if CONFIG_POST & CFG_POST_ETHER | |
157 | { | |
8bde7f77 WD |
158 | "ETHERNET test", |
159 | "ethernet", | |
160 | "This test verifies the ETHERNET operation.", | |
161 | POST_RAM | POST_ALWAYS | POST_MANUAL, | |
162 | ðer_post_test, | |
163 | NULL, | |
164 | NULL, | |
228f29ac | 165 | CFG_POST_ETHER |
324f6cfd WD |
166 | }, |
167 | #endif | |
168 | #if CONFIG_POST & CFG_POST_SPI | |
169 | { | |
8bde7f77 WD |
170 | "SPI test", |
171 | "spi", | |
172 | "This test verifies the SPI operation.", | |
173 | POST_RAM | POST_ALWAYS | POST_MANUAL, | |
174 | &spi_post_test, | |
175 | NULL, | |
176 | NULL, | |
228f29ac | 177 | CFG_POST_SPI |
324f6cfd WD |
178 | }, |
179 | #endif | |
180 | #if CONFIG_POST & CFG_POST_USB | |
181 | { | |
8bde7f77 WD |
182 | "USB test", |
183 | "usb", | |
184 | "This test verifies the USB operation.", | |
185 | POST_RAM | POST_ALWAYS | POST_MANUAL, | |
186 | &usb_post_test, | |
187 | NULL, | |
188 | NULL, | |
228f29ac | 189 | CFG_POST_USB |
324f6cfd WD |
190 | }, |
191 | #endif | |
192 | #if CONFIG_POST & CFG_POST_SPR | |
193 | { | |
8bde7f77 WD |
194 | "SPR test", |
195 | "spr", | |
196 | "This test checks SPR contents.", | |
b2e2142c | 197 | POST_RAM | POST_ALWAYS, |
8bde7f77 WD |
198 | &spr_post_test, |
199 | NULL, | |
200 | NULL, | |
228f29ac | 201 | CFG_POST_SPR |
324f6cfd WD |
202 | }, |
203 | #endif | |
4532cb69 WD |
204 | #if CONFIG_POST & CFG_POST_SYSMON |
205 | { | |
8bde7f77 WD |
206 | "SYSMON test", |
207 | "sysmon", | |
208 | "This test monitors system hardware.", | |
209 | POST_RAM | POST_ALWAYS, | |
210 | &sysmon_post_test, | |
211 | &sysmon_init_f, | |
212 | &sysmon_reloc, | |
4532cb69 WD |
213 | CFG_POST_SYSMON |
214 | }, | |
215 | #endif | |
5a8c51cd WD |
216 | #if CONFIG_POST & CFG_POST_DSP |
217 | { | |
218 | "DSP test", | |
219 | "dsp", | |
220 | "This test checks any connected DSP(s).", | |
221 | POST_RAM | POST_MANUAL, | |
222 | &dsp_post_test, | |
223 | NULL, | |
224 | NULL, | |
225 | CFG_POST_DSP | |
226 | }, | |
227 | #endif | |
79fa88f3 WD |
228 | #if CONFIG_POST & CFG_POST_DSP |
229 | { | |
230 | "CODEC test", | |
231 | "codec", | |
232 | "This test checks any connected codec(s).", | |
233 | POST_RAM | POST_MANUAL, | |
234 | &codec_post_test, | |
235 | NULL, | |
236 | NULL, | |
237 | CFG_POST_CODEC | |
238 | }, | |
239 | #endif | |
531e3e8b PK |
240 | #if CONFIG_POST & CFG_POST_ECC |
241 | { | |
242 | "ECC test", | |
243 | "ecc", | |
244 | "This test checks ECC facility of memory.", | |
245 | POST_ROM | POST_ALWAYS, | |
246 | &ecc_post_test, | |
247 | NULL, | |
248 | NULL, | |
249 | CFG_POST_ECC | |
250 | }, | |
251 | #endif | |
324f6cfd WD |
252 | }; |
253 | ||
254 | unsigned int post_list_size = sizeof (post_list) / sizeof (struct post_test); | |
255 | ||
256 | #endif /* CONFIG_POST */ |