]> Git Repo - u-boot.git/blame - configs/T2080RDB_SPIFLASH_defconfig
projects / u-boot.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge patch series "Fixes to allow 'ut bootm' to pass when run interactively"
[u-boot.git] / configs / T2080RDB_SPIFLASH_defconfig
CommitLineData
252ed872 1CONFIG_PPC=y
98463903 2CONFIG_TEXT_BASE=0x00200000
77d2f7f5 3CONFIG_SPL_LIBCOMMON_SUPPORT=y
cc4288ef 4CONFIG_SPL_LIBGENERIC_SUPPORT=y
c960c0fd 5CONFIG_SF_DEFAULT_SPEED=10000000
a09fea1d
TR		 6CONFIG_ENV_SIZE=0x2000
7CONFIG_ENV_OFFSET=0x100000
556fd590 8CONFIG_ENV_SECT_SIZE=0x10000
2bba7807 9CONFIG_DEFAULT_DEVICE_TREE="t2080rdb"
c5a6e9f8 10CONFIG_SPL_TEXT_BASE=0xFFFD8000
c90e1893 11CONFIG_SYS_MONITOR_LEN=786432
2a736066 12CONFIG_SPL_SERIAL=y
9ca00684 13CONFIG_SPL_DRIVERS_MISC=y
358b6a20 14CONFIG_SPL=y
e404ade4 15CONFIG_SPL_SPI_FLASH_SUPPORT=y
ea2ca7e1 16CONFIG_SPL_SPI=y
252ed872 17CONFIG_MPC85xx=y
d3d0b5bb 18CONFIG_SYS_INIT_RAM_LOCK=y
01671e66 19CONFIG_TARGET_T2080RDB=y
fbc3621f 20CONFIG_ENABLE_36BIT_PHYS=y
3dab405b 21CONFIG_SYS_BOOK3E_HV=y
38d091ac 22CONFIG_SYS_CACHE_STASHING=y
de47ff53 23CONFIG_SYS_MPC85XX_NO_RESETVEC=y
54f80dd2 24CONFIG_USE_UBOOTPATH=y
3dc2987f
TR		 25CONFIG_PCIE1=y
26CONFIG_PCIE2=y
27CONFIG_PCIE3=y
28CONFIG_PCIE4=y
29CONFIG_VID=y
30CONFIG_VID_FLS_ENV="t208xrdb_vdd_mv"
31CONFIG_VOL_MONITOR_IR36021_READ=y
32CONFIG_VOL_MONITOR_IR36021_SET=y
1de46d91 33CONFIG_SYS_FSL_NUM_CC_PLLS=2
0a3689cb
TR		 34CONFIG_SYS_MEMTEST_START=0x00200000
35CONFIG_SYS_MEMTEST_END=0x00400000
54c5c2b8 36CONFIG_MP=y
73223f0e
SG		 37CONFIG_FIT=y
38CONFIG_FIT_VERBOSE=y
d8ef01e9 39CONFIG_RAMBOOT_PBL=y
d433c74e 40CONFIG_SPIFLASH=y
d8ef01e9
TR		 41CONFIG_SYS_FSL_PBL_PBI="board/freescale/t208xrdb/t2080_pbi.cfg"
42CONFIG_SYS_FSL_PBL_RCW="board/freescale/t208xrdb/t2080_spi_rcw.cfg"
bb597c0e 43CONFIG_BOOTDELAY=10
ec6f06bd
TR		 44CONFIG_OF_BOARD_SETUP=y
45CONFIG_OF_STDOUT_VIA_ALIAS=y
970bf860
TR		 46CONFIG_USE_BOOTCOMMAND=y
47CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs;setenv ramdiskaddr 0x02000000;setenv fdtaddr 0x00c00000;setenv loadaddr 0x1000000;bootm $loadaddr $ramdiskaddr $fdtaddr"
42fb448a 48CONFIG_SYS_PBSIZE=276
02ddc147 49CONFIG_BOARD_EARLY_INIT_R=y
75670c81 50# CONFIG_SPL_FRAMEWORK is not set
ca8a329a
TR		 51CONFIG_SPL_MAX_SIZE=0x28000
52CONFIG_SPL_PAD_TO=0x40000
db4080d5
TR		 53CONFIG_SPL_SPI_BOOT=y
54CONFIG_SPL_FSL_PBL=y
6074a536 55CONFIG_SPL_SYS_CCSR_DO_NOT_RELOCATE=y
b35316fb
TR		 56CONFIG_SPL_FLUSH_IMAGE=y
57CONFIG_SPL_SKIP_RELOCATE=y
7f2c91e5 58CONFIG_SPL_GD_ADDR=0xfffc8000
55cf860b
TR		 59CONFIG_SPL_RELOC_STACK=0xfffd8000
60CONFIG_SPL_RELOC_MALLOC=y
61CONFIG_SPL_RELOC_MALLOC_ADDR=0xfffcb000
62CONFIG_SPL_RELOC_MALLOC_SIZE=0xc800
8728c97e 63CONFIG_SPL_ENV_SUPPORT=y
975e7cf3 64CONFIG_SPL_I2C=y
6f004ada 65CONFIG_SPL_MPC8XXX_INIT_DDR=y
adad96e6 66CONFIG_HUSH_PARSER=y
ad12dc18 67CONFIG_CMD_IMLS=y
88cd7d0e 68CONFIG_SYS_I2C_EEPROM_ADDR_LEN=2
78d1e1d0 69CONFIG_CMD_MEMTEST=y
e89f8aae 70CONFIG_SYS_ALT_MEMTEST=y
a24990b6 71CONFIG_CMD_DM=y
88663126 72CONFIG_CMD_I2C=y
89cb2b5f 73CONFIG_CMD_MMC=y
78d1e1d0
TR		 74CONFIG_CMD_USB=y
75CONFIG_CMD_DHCP=y
89cb2b5f 76CONFIG_CMD_MII=y
78d1e1d0 77CONFIG_CMD_PING=y
89cb2b5f
TR		 78CONFIG_CMD_EXT2=y
79CONFIG_CMD_FAT=y
d56b4b19 80CONFIG_CMD_MTDPARTS=y
43ede0bc
TR		 81CONFIG_MTDIDS_DEFAULT="nor0=fe8000000.nor,nand0=fff800000.flash,spi0=spife110000.1"
82CONFIG_MTDPARTS_DEFAULT="mtdparts=fe8000000.nor:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);fff800000.flash:1m(uboot),5m(kernel),128k(dtb),96m(fs),-(user);spife110000.1:1m(uboot),5m(kernel),128k(dtb),-(user)"
1b330894 83# CONFIG_CMD_IRQ is not set
bf4e0ff3 84CONFIG_OF_CONTROL=y
e91907a1 85CONFIG_ENV_OVERWRITE=y
5dc4dfd2 86CONFIG_ENV_IS_IN_SPI_FLASH=y
fdfb17b1
TR		 87CONFIG_USE_BOOTFILE=y
88CONFIG_BOOTFILE="uImage"
0e14cdfa
TR		 89CONFIG_USE_ETHPRIME=y
90CONFIG_ETHPRIME="FM1@DTSEC3"
54f80dd2 91CONFIG_USE_ROOTPATH=y
0a816d92 92CONFIG_FSL_SATA_V2=y
edca8cf7 93CONFIG_SYS_SATA_MAX_DEVICE=2
28522678 94CONFIG_FSL_CAAM=y
efb5dab7 95CONFIG_DDR_CLK_FREQ=133330000
95372165
TR		 96CONFIG_DDR_ECC=y
97CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
b11dc33e 98CONFIG_DM_I2C=y
55dabcc8 99CONFIG_SPL_SYS_I2C_LEGACY=y
fc8d3b9a 100CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
6d5d0c95
TR		 101CONFIG_SYS_I2C_FSL=y
102CONFIG_SYS_FSL_I2C_OFFSET=0x118000
103CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
104CONFIG_SYS_FSL_I2C2_OFFSET=0x118100
105CONFIG_SYS_FSL_HAS_I2C3_OFFSET=y
106CONFIG_SYS_FSL_I2C3_OFFSET=0x119000
107CONFIG_SYS_FSL_HAS_I2C4_OFFSET=y
108CONFIG_SYS_FSL_I2C4_OFFSET=0x119100
88cd7d0e 109CONFIG_SYS_I2C_EEPROM_ADDR=0x50
07dea2e7 110CONFIG_FSL_ESDHC=y
0cfccb54 111CONFIG_MTD=y
2fe88d45
AF		 112CONFIG_MTD_NOR_FLASH=y
113CONFIG_FLASH_CFI_DRIVER=y
114CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
b72713dc 115CONFIG_SYS_FLASH_EMPTY_INFO=y
2fe88d45
AF		 116CONFIG_FLASH_CFI_MTD=y
117CONFIG_SYS_FLASH_CFI=y
1107dad8 118CONFIG_SYS_FLASH_QUIET_TEST=y
1db251bd 119CONFIG_SYS_MAX_FLASH_SECT=1024
b24550ac 120CONFIG_DM_SPI_FLASH=y
68d53420 121CONFIG_SPI_FLASH_STMICRO=y
3146f0c0 122CONFIG_PHYLIB=y
1c650108 123CONFIG_PHY_AQUANTIA=y
60f3c015 124CONFIG_PHY_CORTINA=y
e78f16b7 125CONFIG_SYS_CORTINA_FW_IN_SPIFLASH=y
e99b1dfc 126CONFIG_CORTINA_FW_ADDR=0x120000
306881a0 127CONFIG_PHY_REALTEK=y
a24990b6 128CONFIG_DM_MDIO=y
a77fda1f 129CONFIG_E1000=y
665c35a7 130CONFIG_FMAN_ENET=y
a97a071d 131CONFIG_SYS_FMAN_FW_ADDR=0x110000
665c35a7 132CONFIG_MII=y
57afc23c 133CONFIG_PCIE_FSL=y
cc1e98b5 134CONFIG_SYS_QE_FMAN_FW_IN_SPIFLASH=y
805c525b
CP		 135CONFIG_DM_RTC=y
136CONFIG_RTC_DS1307=y
9591b635 137CONFIG_SYS_NS16550_SERIAL=y
f1b1f770 138CONFIG_SPI=y
b24550ac 139CONFIG_DM_SPI=y
e5d5d447 140CONFIG_FSL_ESPI=y
645176d1 141CONFIG_USB=y
f76750d1 142CONFIG_USB_EHCI_FSL=y
3371edda 143CONFIG_USB_MAX_CONTROLLER_COUNT=2
b24550ac 144CONFIG_USB_STORAGE=y
69be8fd1
MS		 145CONFIG_ADDR_MAP=y
146CONFIG_SYS_NUM_ADDR_MAP=64
Empty description
This page took 0.608202 seconds and 4 git commands to generate.