]> Git Repo - u-boot.git/blame - arch/arm/Kconfig
fpga: zynqmp: show an error message when FPGA programming fails
[u-boot.git] / arch / arm / Kconfig
CommitLineData
dd84058d
MY
1menu "ARM architecture"
2 depends on ARM
3
4config SYS_ARCH
dd84058d
MY
5 default "arm"
6
016a954e
MY
7config ARM64
8 bool
bb6b142f 9 select PHYS_64BIT
067716ba 10 select SYS_CACHE_SHIFT_6
016a954e 11
49e93875
SW
12if ARM64
13config POSITION_INDEPENDENT
14 bool "Generate position-independent pre-relocation code"
15 help
16 U-Boot expects to be linked to a specific hard-coded address, and to
17 be loaded to and run from that address. This option lifts that
18 restriction, thus allowing the code to be loaded to and executed
19 from almost any address. This logic relies on the relocation
20 information that is embedded into the binary to support U-Boot
21 relocating itself to the top-of-RAM later during execution.
e6c90448
SW
22
23config SYS_INIT_SP_BSS_OFFSET
24 int
25 help
26 U-Boot typically uses a hard-coded value for the stack pointer
27 before relocation. Define this option to instead calculate the
28 initial SP at run-time. This is useful to avoid hard-coding addresses
29 into U-Boot, so that can be loaded and executed at arbitrary
30 addresses and thus avoid using arbitrary addresses at runtime. This
31 option's value is the offset added to &_bss_start in order to
32 calculate the stack pointer. This offset should be large enough so
33 that the early malloc region, global data (gd), and early stack usage
34 do not overlap any appended DTB.
8163faf9
SW
35
36config LINUX_KERNEL_IMAGE_HEADER
37 bool
38 help
39 Place a Linux kernel image header at the start of the U-Boot binary.
40 The format of the header is described in the Linux kernel source at
41 Documentation/arm64/booting.txt. This feature is useful since the
42 image header reports the amount of memory (BSS and similar) that
43 U-Boot needs to use, but which isn't part of the binary.
44
45if LINUX_KERNEL_IMAGE_HEADER
46config LNX_KRNL_IMG_TEXT_OFFSET_BASE
47 hex
48 help
49 The value subtracted from CONFIG_SYS_TEXT_BASE to calculate the
50 TEXT_OFFSET value written in to the Linux kernel image header.
51endif
49e93875
SW
52endif
53
54config STATIC_RELA
55 bool
56 default y if ARM64 && !POSITION_INDEPENDENT
57
37217f0e
LV
58config DMA_ADDR_T_64BIT
59 bool
60 default y if ARM64
61
2e07c249 62config HAS_VBAR
e009bfa4 63 bool
2e07c249 64
62e92077 65config HAS_THUMB2
e009bfa4 66 bool
62e92077 67
111a6af9
PE
68# Used for compatibility with asm files copied from the kernel
69config ARM_ASM_UNIFIED
70 bool
71 default y
72
73# Used for compatibility with asm files copied from the kernel
74config THUMB2_KERNEL
75 bool
76
f4bcd767
LV
77config SYS_ARM_CACHE_CP15
78 bool "CP15 based cache enabling support"
79 help
80 Select this if your processor suports enabling caches by using
81 CP15 registers.
82
7240b80e
LV
83config SYS_ARM_MMU
84 bool "MMU-based Paged Memory Management Support"
f4bcd767 85 select SYS_ARM_CACHE_CP15
7240b80e
LV
86 help
87 Select if you want MMU-based virtualised addressing space
88 support by paged memory management.
89
f2ef2043
LV
90config SYS_ARM_MPU
91 bool 'Use the ARM v7 PMSA Compliant MPU'
92 help
93 Some ARM systems without an MMU have instead a Memory Protection
94 Unit (MPU) that defines the type and permissions for regions of
95 memory.
96 If your CPU has an MPU then you should choose 'y' here unless you
97 know that you do not want to use the MPU.
98
8dda2e2f
TR
99# If set, the workarounds for these ARM errata are applied early during U-Boot
100# startup. Note that in general these options force the workarounds to be
101# applied; no CPU-type/version detection exists, unlike the similar options in
102# the Linux kernel. Do not set these options unless they apply! Also note that
103# the following can be machine specific errata. These do have ability to
104# provide rudimentary version and machine specific checks, but expect no
105# product checks:
106# CONFIG_ARM_ERRATA_430973
107# CONFIG_ARM_ERRATA_454179
108# CONFIG_ARM_ERRATA_621766
109# CONFIG_ARM_ERRATA_798870
110# CONFIG_ARM_ERRATA_801819
7b37a9c7 111# CONFIG_ARM_CORTEX_A8_CVE_2017_5715
c2ca3fdf 112# CONFIG_ARM_CORTEX_A15_CVE_2017_5715
7b37a9c7 113
8dda2e2f
TR
114config ARM_ERRATA_430973
115 bool
116
117config ARM_ERRATA_454179
118 bool
119
120config ARM_ERRATA_621766
121 bool
122
123config ARM_ERRATA_716044
124 bool
125
19a75b8c
SS
126config ARM_ERRATA_725233
127 bool
128
8dda2e2f
TR
129config ARM_ERRATA_742230
130 bool
131
132config ARM_ERRATA_743622
133 bool
134
135config ARM_ERRATA_751472
136 bool
137
138config ARM_ERRATA_761320
139 bool
140
141config ARM_ERRATA_773022
142 bool
143
144config ARM_ERRATA_774769
145 bool
146
147config ARM_ERRATA_794072
148 bool
149
150config ARM_ERRATA_798870
151 bool
152
153config ARM_ERRATA_801819
154 bool
155
156config ARM_ERRATA_826974
157 bool
158
159config ARM_ERRATA_828024
160 bool
161
162config ARM_ERRATA_829520
163 bool
164
165config ARM_ERRATA_833069
166 bool
167
168config ARM_ERRATA_833471
169 bool
170
11d94319 171config ARM_ERRATA_845369
6e7bdde4 172 bool
11d94319 173
8776350d
NM
174config ARM_ERRATA_852421
175 bool
176
177config ARM_ERRATA_852423
178 bool
179
ab0ab54e
AW
180config ARM_ERRATA_855873
181 bool
182
7b37a9c7
NM
183config ARM_CORTEX_A8_CVE_2017_5715
184 bool
185
c2ca3fdf
NM
186config ARM_CORTEX_A15_CVE_2017_5715
187 bool
188
2e07c249 189config CPU_ARM720T
e009bfa4 190 bool
067716ba 191 select SYS_CACHE_SHIFT_5
7240b80e 192 imply SYS_ARM_MMU
2e07c249
GS
193
194config CPU_ARM920T
e009bfa4 195 bool
067716ba 196 select SYS_CACHE_SHIFT_5
7240b80e 197 imply SYS_ARM_MMU
2e07c249
GS
198
199config CPU_ARM926EJS
e009bfa4 200 bool
067716ba 201 select SYS_CACHE_SHIFT_5
7240b80e 202 imply SYS_ARM_MMU
2e07c249
GS
203
204config CPU_ARM946ES
e009bfa4 205 bool
067716ba 206 select SYS_CACHE_SHIFT_5
7240b80e 207 imply SYS_ARM_MMU
2e07c249
GS
208
209config CPU_ARM1136
e009bfa4 210 bool
067716ba 211 select SYS_CACHE_SHIFT_5
7240b80e 212 imply SYS_ARM_MMU
2e07c249
GS
213
214config CPU_ARM1176
e009bfa4
TR
215 bool
216 select HAS_VBAR
067716ba 217 select SYS_CACHE_SHIFT_5
7240b80e 218 imply SYS_ARM_MMU
2e07c249 219
acf15001 220config CPU_V7A
e009bfa4 221 bool
e009bfa4 222 select HAS_THUMB2
5ed063d1 223 select HAS_VBAR
067716ba 224 select SYS_CACHE_SHIFT_6
7240b80e 225 imply SYS_ARM_MMU
2e07c249 226
12d8a729 227config CPU_V7M
228 bool
e009bfa4 229 select HAS_THUMB2
f2ef2043 230 select SYS_ARM_MPU
5ed063d1 231 select SYS_CACHE_SHIFT_5
ea37f0b3 232 select SYS_THUMB_BUILD
5ed063d1 233 select THUMB2_KERNEL
12d8a729 234
4bbd6b1d
MS
235config CPU_V7R
236 bool
237 select HAS_THUMB2
f2ef2043 238 select SYS_ARM_CACHE_CP15
5ed063d1
MS
239 select SYS_ARM_MPU
240 select SYS_CACHE_SHIFT_6
4bbd6b1d 241
2e07c249 242config CPU_PXA
e009bfa4 243 bool
067716ba 244 select SYS_CACHE_SHIFT_5
7240b80e 245 imply SYS_ARM_MMU
2e07c249
GS
246
247config CPU_SA1100
e009bfa4 248 bool
067716ba 249 select SYS_CACHE_SHIFT_5
7240b80e 250 imply SYS_ARM_MMU
2e07c249
GS
251
252config SYS_CPU
e009bfa4
TR
253 default "arm720t" if CPU_ARM720T
254 default "arm920t" if CPU_ARM920T
255 default "arm926ejs" if CPU_ARM926EJS
256 default "arm946es" if CPU_ARM946ES
257 default "arm1136" if CPU_ARM1136
258 default "arm1176" if CPU_ARM1176
acf15001 259 default "armv7" if CPU_V7A
4bbd6b1d 260 default "armv7" if CPU_V7R
e009bfa4
TR
261 default "armv7m" if CPU_V7M
262 default "pxa" if CPU_PXA
263 default "sa1100" if CPU_SA1100
01541eec 264 default "armv8" if ARM64
2e07c249 265
66020a67
MV
266config SYS_ARM_ARCH
267 int
268 default 4 if CPU_ARM720T
269 default 4 if CPU_ARM920T
270 default 5 if CPU_ARM926EJS
271 default 5 if CPU_ARM946ES
272 default 6 if CPU_ARM1136
273 default 6 if CPU_ARM1176
acf15001 274 default 7 if CPU_V7A
66020a67 275 default 7 if CPU_V7M
4bbd6b1d 276 default 7 if CPU_V7R
66020a67
MV
277 default 5 if CPU_PXA
278 default 4 if CPU_SA1100
279 default 8 if ARM64
280
067716ba
TR
281config SYS_CACHE_SHIFT_5
282 bool
283
284config SYS_CACHE_SHIFT_6
285 bool
286
287config SYS_CACHE_SHIFT_7
288 bool
289
290config SYS_CACHELINE_SIZE
291 int
292 default 128 if SYS_CACHE_SHIFT_7
293 default 64 if SYS_CACHE_SHIFT_6
294 default 32 if SYS_CACHE_SHIFT_5
295
7842b6a9
AP
296config SYS_ARCH_TIMER
297 bool "ARM Generic Timer support"
acf15001 298 depends on CPU_V7A || ARM64
7842b6a9
AP
299 default y if ARM64
300 help
301 The ARM Generic Timer (aka arch-timer) provides an architected
302 interface to a timer source on an SoC.
303 It is mandantory for ARMv8 implementation and widely available
304 on ARMv7 systems.
305
c54bcf68
MY
306config ARM_SMCCC
307 bool "Support for ARM SMC Calling Convention (SMCCC)"
acf15001 308 depends on CPU_V7A || ARM64
573a3811 309 select ARM_PSCI_FW
c54bcf68
MY
310 help
311 Say Y here if you want to enable ARM SMC Calling Convention.
312 This should be enabled if U-Boot needs to communicate with system
313 firmware (for example, PSCI) according to SMCCC.
314
f91afc4d
LW
315config SEMIHOSTING
316 bool "support boot from semihosting"
317 help
318 In emulated environments, semihosting is a way for
319 the hosted environment to call out to the emulator to
320 retrieve files from the host machine.
321
3a649407
TR
322config SYS_THUMB_BUILD
323 bool "Build U-Boot using the Thumb instruction set"
324 depends on !ARM64
325 help
326 Use this flag to build U-Boot using the Thumb instruction set for
327 ARM architectures. Thumb instruction set provides better code
328 density. For ARM architectures that support Thumb2 this flag will
329 result in Thumb2 code generated by GCC.
330
331config SPL_SYS_THUMB_BUILD
332 bool "Build SPL using the Thumb instruction set"
333 default y if SYS_THUMB_BUILD
334 depends on !ARM64
335 help
336 Use this flag to build SPL using the Thumb instruction set for
337 ARM architectures. Thumb instruction set provides better code
338 density. For ARM architectures that support Thumb2 this flag will
339 result in Thumb2 code generated by GCC.
340
f3e9bec8
PF
341config SYS_L2CACHE_OFF
342 bool "L2cache off"
343 help
344 If SoC does not support L2CACHE or one do not want to enable
345 L2CACHE, choose this option.
346
cdaa633f
AP
347config ENABLE_ARM_SOC_BOOT0_HOOK
348 bool "prepare BOOT0 header"
349 help
350 If the SoC's BOOT0 requires a header area filled with (magic)
7d531e8a
SG
351 values, then choose this option, and create a file included as
352 <asm/arch/boot0.h> which contains the required assembler code.
cdaa633f 353
85db5831
AP
354config ARM_CORTEX_CPU_IS_UP
355 bool
356 default n
357
be72591b
FE
358config USE_ARCH_MEMCPY
359 bool "Use an assembly optimized implementation of memcpy"
40d5534c
TR
360 default y
361 depends on !ARM64
362 help
363 Enable the generation of an optimized version of memcpy.
364 Such implementation may be faster under some conditions
365 but may increase the binary size.
366
367config SPL_USE_ARCH_MEMCPY
f8136e68 368 bool "Use an assembly optimized implementation of memcpy for SPL"
40d5534c 369 default y if USE_ARCH_MEMCPY
085be482 370 depends on !ARM64
be72591b
FE
371 help
372 Enable the generation of an optimized version of memcpy.
373 Such implementation may be faster under some conditions
374 but may increase the binary size.
375
376config USE_ARCH_MEMSET
377 bool "Use an assembly optimized implementation of memset"
40d5534c
TR
378 default y
379 depends on !ARM64
380 help
381 Enable the generation of an optimized version of memset.
382 Such implementation may be faster under some conditions
383 but may increase the binary size.
384
385config SPL_USE_ARCH_MEMSET
f8136e68 386 bool "Use an assembly optimized implementation of memset for SPL"
40d5534c 387 default y if USE_ARCH_MEMSET
085be482 388 depends on !ARM64
be72591b
FE
389 help
390 Enable the generation of an optimized version of memset.
391 Such implementation may be faster under some conditions
392 but may increase the binary size.
393
ec6617c3
AW
394config ARM64_SUPPORT_AARCH32
395 bool "ARM64 system support AArch32 execution state"
396 default y if ARM64 && !TARGET_THUNDERX_88XX
397 help
398 This ARM64 system supports AArch32 execution state.
399
dd84058d
MY
400choice
401 prompt "Target select"
b928e658 402 default TARGET_HIKEY
dd84058d 403
4614b891
MY
404config ARCH_AT91
405 bool "Atmel AT91"
f58e9460 406 select SPL_BOARD_INIT if SPL && !TARGET_SMARTWEB
dd84058d
MY
407
408config TARGET_EDB93XX
409 bool "Support edb93xx"
2e07c249 410 select CPU_ARM920T
884f9013 411 select PL010_SERIAL
dd84058d 412
dd84058d
MY
413config TARGET_ASPENITE
414 bool "Support aspenite"
2e07c249 415 select CPU_ARM926EJS
dd84058d
MY
416
417config TARGET_GPLUGD
418 bool "Support gplugd"
2e07c249 419 select CPU_ARM926EJS
dd84058d 420
3491ba63
MY
421config ARCH_DAVINCI
422 bool "TI DaVinci"
2e07c249 423 select CPU_ARM926EJS
15dc63d6 424 imply CMD_SAVES
3491ba63
MY
425 help
426 Support for TI's DaVinci platform.
dd84058d 427
47539e23
MY
428config KIRKWOOD
429 bool "Marvell Kirkwood"
4585601a 430 select ARCH_MISC_INIT
5ed063d1
MS
431 select BOARD_EARLY_INIT_F
432 select CPU_ARM926EJS
dd84058d 433
c3d89140 434config ARCH_MVEBU
21b29fc6 435 bool "Marvell MVEBU family (Armada XP/375/38x/3700/7K/8K)"
9cffb233 436 select DM
e3b9c98a 437 select DM_ETH
1d51ea19 438 select DM_SERIAL
09a54c00
SR
439 select DM_SPI
440 select DM_SPI_FLASH
5ed063d1
MS
441 select OF_CONTROL
442 select OF_SEPARATE
f1b1f770 443 select SPI
08a00cba 444 imply CMD_DM
a4884831 445
dd84058d
MY
446config TARGET_APF27
447 bool "Support apf27"
2e07c249 448 select CPU_ARM926EJS
02627356 449 select SUPPORT_SPL
dd84058d 450
22f2be7a
MY
451config ORION5X
452 bool "Marvell Orion"
2e07c249 453 select CPU_ARM926EJS
dd84058d 454
dd84058d
MY
455config TARGET_SPEAR300
456 bool "Support spear300"
a5d67547 457 select BOARD_EARLY_INIT_F
5ed063d1 458 select CPU_ARM926EJS
d10fc50f 459 select PL011_SERIAL
5ed063d1 460 imply CMD_SAVES
dd84058d
MY
461
462config TARGET_SPEAR310
463 bool "Support spear310"
a5d67547 464 select BOARD_EARLY_INIT_F
5ed063d1 465 select CPU_ARM926EJS
d10fc50f 466 select PL011_SERIAL
5ed063d1 467 imply CMD_SAVES
dd84058d
MY
468
469config TARGET_SPEAR320
470 bool "Support spear320"
a5d67547 471 select BOARD_EARLY_INIT_F
5ed063d1 472 select CPU_ARM926EJS
d10fc50f 473 select PL011_SERIAL
5ed063d1 474 imply CMD_SAVES
dd84058d
MY
475
476config TARGET_SPEAR600
477 bool "Support spear600"
a5d67547 478 select BOARD_EARLY_INIT_F
5ed063d1 479 select CPU_ARM926EJS
d10fc50f 480 select PL011_SERIAL
5ed063d1 481 imply CMD_SAVES
dd84058d 482
9fa32b12
VM
483config TARGET_STV0991
484 bool "Support stv0991"
acf15001 485 select CPU_V7A
cac0ca76
MY
486 select DM
487 select DM_SERIAL
e67abcaa
VM
488 select DM_SPI
489 select DM_SPI_FLASH
5ed063d1 490 select PL01X_SERIAL
f1b1f770 491 select SPI
e67abcaa 492 select SPI_FLASH
08a00cba 493 imply CMD_DM
9fa32b12 494
dd84058d
MY
495config TARGET_X600
496 bool "Support x600"
e5ec4815 497 select BOARD_LATE_INIT
2e07c249 498 select CPU_ARM926EJS
d10fc50f 499 select PL011_SERIAL
5ed063d1 500 select SUPPORT_SPL
dd84058d 501
dd84058d
MY
502config TARGET_WOODBURN
503 bool "Support woodburn"
2e07c249 504 select CPU_ARM1136
dd84058d
MY
505
506config TARGET_WOODBURN_SD
507 bool "Support woodburn_sd"
2e07c249 508 select CPU_ARM1136
02627356 509 select SUPPORT_SPL
dd84058d
MY
510
511config TARGET_FLEA3
512 bool "Support flea3"
2e07c249 513 select CPU_ARM1136
dd84058d
MY
514
515config TARGET_MX35PDK
516 bool "Support mx35pdk"
e5ec4815 517 select BOARD_LATE_INIT
2e07c249 518 select CPU_ARM1136
dd84058d 519
ddf6bd48
MY
520config ARCH_BCM283X
521 bool "Broadcom BCM283X family"
58d423b8 522 select DM
58d423b8 523 select DM_GPIO
5ed063d1 524 select DM_SERIAL
76709096 525 select OF_CONTROL
cf2c7784 526 select PL01X_SERIAL
ae5326a6 527 select SERIAL_SEARCH_ALL
08a00cba 528 imply CMD_DM
91d27a17 529 imply FAT_WRITE
46414296 530
40b59b05
PR
531config ARCH_BCM6858
532 bool "Broadcom BCM6858 family"
533 select DM
534 select OF_CONTROL
535 imply CMD_DM
536
dd84058d
MY
537config TARGET_VEXPRESS_CA15_TC2
538 bool "Support vexpress_ca15_tc2"
acf15001 539 select CPU_V7A
ea624e19
HG
540 select CPU_V7_HAS_NONSEC
541 select CPU_V7_HAS_VIRT
d10fc50f 542 select PL011_SERIAL
dd84058d 543
894c3ad2
TF
544config ARCH_BCMSTB
545 bool "Broadcom BCM7XXX family"
546 select CPU_V7A
547 select DM
548 select OF_CONTROL
549 select OF_PRIOR_STAGE
08a00cba 550 imply CMD_DM
894c3ad2
TF
551 help
552 This enables support for Broadcom ARM-based set-top box
553 chipsets, including the 7445 family of chips.
554
dd84058d
MY
555config TARGET_VEXPRESS_CA5X2
556 bool "Support vexpress_ca5x2"
acf15001 557 select CPU_V7A
d10fc50f 558 select PL011_SERIAL
dd84058d
MY
559
560config TARGET_VEXPRESS_CA9X4
561 bool "Support vexpress_ca9x4"
acf15001 562 select CPU_V7A
d10fc50f 563 select PL011_SERIAL
dd84058d 564
43486e4c
SR
565config TARGET_BCM23550_W1D
566 bool "Support bcm23550_w1d"
acf15001 567 select CPU_V7A
221a949e 568 imply CRC32_VERIFY
91d27a17 569 imply FAT_WRITE
43486e4c 570
dd84058d
MY
571config TARGET_BCM28155_AP
572 bool "Support bcm28155_ap"
acf15001 573 select CPU_V7A
221a949e 574 imply CRC32_VERIFY
91d27a17 575 imply FAT_WRITE
dd84058d 576
abb1678c
SR
577config TARGET_BCMCYGNUS
578 bool "Support bcmcygnus"
acf15001 579 select CPU_V7A
5ed063d1
MS
580 imply BCM_SF2_ETH
581 imply BCM_SF2_ETH_GMAC
551c3934 582 imply CMD_HASH
5ed063d1 583 imply CRC32_VERIFY
91d27a17 584 imply FAT_WRITE
221a949e 585 imply HASH_VERIFY
c89782dc 586 imply NETDEVICES
9dec5270 587
abb1678c
SR
588config TARGET_BCMNSP
589 bool "Support bcmnsp"
acf15001 590 select CPU_V7A
9dec5270 591
274bced8
JM
592config TARGET_BCMNS2
593 bool "Support Broadcom Northstar2"
594 select ARM64
595 help
596 Support for Broadcom Northstar 2 SoCs. NS2 is a quad-core 64-bit
597 ARMv8 Cortex-A57 processors targeting a broad range of networking
598 applications
599
72df68cc
MY
600config ARCH_EXYNOS
601 bool "Samsung EXYNOS"
58d423b8 602 select DM
5ed063d1 603 select DM_GPIO
fc47cf9d 604 select DM_I2C
5ed063d1 605 select DM_KEYBOARD
58d423b8
MY
606 select DM_SERIAL
607 select DM_SPI
5ed063d1 608 select DM_SPI_FLASH
f1b1f770 609 select SPI
c96d9036 610 imply SYS_THUMB_BUILD
08a00cba 611 imply CMD_DM
91d27a17 612 imply FAT_WRITE
dd84058d 613
311757be
SG
614config ARCH_S5PC1XX
615 bool "Samsung S5PC1XX"
acf15001 616 select CPU_V7A
58d423b8 617 select DM
58d423b8 618 select DM_GPIO
08848e9c 619 select DM_I2C
5ed063d1 620 select DM_SERIAL
08a00cba 621 imply CMD_DM
311757be 622
ef2b694c
MY
623config ARCH_HIGHBANK
624 bool "Calxeda Highbank"
acf15001 625 select CPU_V7A
d10fc50f 626 select PL011_SERIAL
dd84058d 627
5cbbd9bd
MY
628config ARCH_INTEGRATOR
629 bool "ARM Ltd. Integrator family"
3f394e70
LW
630 select DM
631 select DM_SERIAL
cf2c7784 632 select PL01X_SERIAL
08a00cba 633 imply CMD_DM
5cbbd9bd 634
c338f09e
MY
635config ARCH_KEYSTONE
636 bool "TI Keystone"
5ed063d1 637 select CMD_POWEROFF
acf15001 638 select CPU_V7A
02627356 639 select SUPPORT_SPL
7842b6a9 640 select SYS_ARCH_TIMER
5ed063d1 641 select SYS_THUMB_BUILD
d56b4b19 642 imply CMD_MTDPARTS
15dc63d6 643 imply CMD_SAVES
5ed063d1 644 imply FIT
dd84058d 645
586bde93
LV
646config ARCH_K3
647 bool "Texas Instruments' K3 Architecture"
648 select SPL
649 select SUPPORT_SPL
650 select FIT
651
a93fbf4a
MY
652config ARCH_OMAP2PLUS
653 bool "TI OMAP2+"
acf15001 654 select CPU_V7A
0680f1b1 655 select SPL_BOARD_INIT if SPL
ff6c3125 656 select SPL_STACK_R if SPL
a93fbf4a
MY
657 select SUPPORT_SPL
658 imply FIT
659
bfcef28a
BG
660config ARCH_MESON
661 bool "Amlogic Meson"
7325f6cf 662 imply DISTRO_DEFAULTS
bfcef28a
BG
663 help
664 Support for the Meson SoC family developed by Amlogic Inc.,
665 targeted at media players and tablet computers. We currently
666 support the S905 (GXBaby) 64-bit SoC.
667
cbd2fba1
RL
668config ARCH_MEDIATEK
669 bool "MediaTek SoCs"
670 select BINMAN
671 select DM
672 select OF_CONTROL
673 select SPL_DM if SPL
674 select SPL_LIBCOMMON_SUPPORT if SPL
675 select SPL_LIBGENERIC_SUPPORT if SPL
676 select SPL_OF_CONTROL if SPL
677 select SUPPORT_SPL
678 help
679 Support for the MediaTek SoCs family developed by MediaTek Inc.
680 Please refer to doc/README.mediatek for more information.
681
ee54dfea
VZ
682config ARCH_LPC32XX
683 bool "NXP LPC32xx platform"
684 select CPU_ARM926EJS
685 select DM
686 select DM_GPIO
687 select DM_SERIAL
688 select SPL_DM if SPL
689 select SUPPORT_SPL
690 imply CMD_DM
691
b2b8b9be
PF
692config ARCH_IMX8
693 bool "NXP i.MX8 platform"
694 select ARM64
695 select DM
696 select OF_CONTROL
697
cd357ad1 698config ARCH_IMX8M
7a7391fd
PF
699 bool "NXP i.MX8M platform"
700 select ARM64
701 select DM
702 select SUPPORT_SPL
08a00cba 703 imply CMD_DM
7a7391fd 704
c5343d4e
SA
705config ARCH_MX23
706 bool "NXP i.MX23 family"
707 select CPU_ARM926EJS
708 select PL011_SERIAL
709 select SUPPORT_SPL
710
07df697e
FE
711config ARCH_MX25
712 bool "NXP MX25"
713 select CPU_ARM926EJS
8bbff6a7 714 imply MXC_GPIO
07df697e 715
25c5b4e1
SA
716config ARCH_MX28
717 bool "NXP i.MX28 family"
718 select CPU_ARM926EJS
719 select PL011_SERIAL
720 select SUPPORT_SPL
721
3159ec64
ML
722config ARCH_MX31
723 bool "NXP i.MX31 family"
724 select CPU_ARM1136
725
e90a08da 726config ARCH_MX7ULP
6e7bdde4 727 bool "NXP MX7ULP"
acf15001 728 select CPU_V7A
e90a08da 729 select ROM_UNIFIED_SECTIONS
8bbff6a7 730 imply MXC_GPIO
e90a08da 731
1a8150d4
AA
732config ARCH_MX7
733 bool "Freescale MX7"
5ed063d1
MS
734 select ARCH_MISC_INIT
735 select BOARD_EARLY_INIT_F
acf15001 736 select CPU_V7A
2c2e2c9e
YS
737 select SYS_FSL_HAS_SEC if SECURE_BOOT
738 select SYS_FSL_SEC_COMPAT_4
90b80386 739 select SYS_FSL_SEC_LE
8bbff6a7 740 imply MXC_GPIO
1a8150d4 741
89ebc821
BB
742config ARCH_MX6
743 bool "Freescale MX6"
acf15001 744 select CPU_V7A
2c2e2c9e
YS
745 select SYS_FSL_HAS_SEC if SECURE_BOOT
746 select SYS_FSL_SEC_COMPAT_4
90b80386 747 select SYS_FSL_SEC_LE
3a649407 748 select SYS_THUMB_BUILD if SPL
8bbff6a7 749 imply MXC_GPIO
89ebc821 750
b529993e
PT
751if ARCH_MX6
752config SPL_LDSCRIPT
6e7bdde4 753 default "arch/arm/mach-omap2/u-boot-spl.lds"
b529993e
PT
754endif
755
424ee3d1
AR
756config ARCH_MX5
757 bool "Freescale MX5"
a5d67547 758 select BOARD_EARLY_INIT_F
5ed063d1 759 select CPU_V7A
8bbff6a7 760 imply MXC_GPIO
424ee3d1 761
97775d26
MS
762config ARCH_OWL
763 bool "Actions Semi OWL SoCs"
764 select ARM64
765 select DM
766 select DM_SERIAL
767 select OF_CONTROL
08a00cba 768 imply CMD_DM
97775d26 769
32f11829
TT
770config ARCH_QEMU
771 bool "QEMU Virtual Platform"
32f11829
TT
772 select DM
773 select DM_SERIAL
774 select OF_CONTROL
cf2c7784 775 select PL01X_SERIAL
08a00cba 776 imply CMD_DM
a47c1b5b
AT
777 imply DM_RTC
778 imply RTC_PL031
32f11829 779
1cc95f6e 780config ARCH_RMOBILE
f40b9898 781 bool "Renesas ARM SoCs"
5ed063d1 782 select BOARD_EARLY_INIT_F
1cc95f6e
NI
783 select DM
784 select DM_SERIAL
08a00cba 785 imply CMD_DM
91d27a17 786 imply FAT_WRITE
3a649407 787 imply SYS_THUMB_BUILD
00e4b57e 788 imply ARCH_MISC_INIT if DISPLAY_CPUINFO
dd84058d 789
9702ec00
EP
790config TARGET_S32V234EVB
791 bool "Support s32v234evb"
792 select ARM64
c01e4a1a 793 select SYS_FSL_ERRATUM_ESDHC111
9702ec00 794
08592136
MK
795config ARCH_SNAPDRAGON
796 bool "Qualcomm Snapdragon SoCs"
797 select ARM64
798 select DM
799 select DM_GPIO
800 select DM_SERIAL
5ed063d1 801 select MSM_SMEM
08592136
MK
802 select OF_CONTROL
803 select OF_SEPARATE
654dd4a8 804 select SMEM
5ed063d1 805 select SPMI
08a00cba 806 imply CMD_DM
08592136 807
7865f4b0
MY
808config ARCH_SOCFPGA
809 bool "Altera SOCFPGA family"
48befc00 810 select ARCH_EARLY_INIT_R
d6a61da4 811 select ARCH_MISC_INIT if !TARGET_SOCFPGA_ARRIA10
5ed063d1 812 select ARM64 if TARGET_SOCFPGA_STRATIX10
a684729a 813 select CPU_V7A if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10
1d9aa3e5 814 select DM
73172753 815 select DM_SERIAL
a684729a 816 select ENABLE_ARM_SOC_BOOT0_HOOK if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10
48befc00 817 select OF_CONTROL
00057eea 818 select SPL_DM_RESET if DM_RESET
5ed063d1 819 select SPL_DM_SERIAL
48befc00 820 select SPL_LIBCOMMON_SUPPORT
48befc00 821 select SPL_LIBGENERIC_SUPPORT
48befc00
MV
822 select SPL_NAND_SUPPORT if SPL_NAND_DENALI
823 select SPL_OF_CONTROL
5ed063d1 824 select SPL_SEPARATE_BSS if TARGET_SOCFPGA_STRATIX10
48befc00 825 select SPL_SERIAL_SUPPORT
48befc00
MV
826 select SPL_WATCHDOG_SUPPORT
827 select SUPPORT_SPL
73172753 828 select SYS_NS16550
a684729a 829 select SYS_THUMB_BUILD if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10
08a00cba 830 imply CMD_DM
d56b4b19 831 imply CMD_MTDPARTS
221a949e 832 imply CRC32_VERIFY
fef4a545
SG
833 imply DM_SPI
834 imply DM_SPI_FLASH
91d27a17 835 imply FAT_WRITE
a9024dc1
SG
836 imply SPL_LIBDISK_SUPPORT
837 imply SPL_MMC_SUPPORT
fef4a545 838 imply SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION
f48db4ed 839 imply SYS_MMCSD_RAW_MODE_U_BOOT_USE_PARTITION_TYPE
a9024dc1
SG
840 imply SPL_SPI_FLASH_SUPPORT
841 imply SPL_SPI_SUPPORT
dd84058d 842
2c7e3b90
IC
843config ARCH_SUNXI
844 bool "Support sunxi (Allwinner) SoCs"
d6a0c78a 845 select BINMAN
88bb800d 846 select CMD_GPIO
0878a8a7 847 select CMD_MMC if MMC
2997ee50 848 select CMD_USB if DISTRO_DEFAULTS
b6006baf 849 select DM
45368827 850 select DM_ETH
211d57a4
HG
851 select DM_GPIO
852 select DM_KEYBOARD
45368827 853 select DM_SERIAL
2997ee50 854 select DM_USB if DISTRO_DEFAULTS
d75111a7 855 select OF_BOARD_SETUP
b6006baf
HG
856 select OF_CONTROL
857 select OF_SEPARATE
6f6b7cfa 858 select SPECIFY_CONSOLE_INDEX
ab43de80
TR
859 select SPL_STACK_R if SPL
860 select SPL_SYS_MALLOC_SIMPLE if SPL
3a649407 861 select SPL_SYS_THUMB_BUILD if !ARM64
5ed063d1 862 select SYS_NS16550
ce2e44d8 863 select SYS_THUMB_BUILD if !ARM64
2997ee50 864 select USB if DISTRO_DEFAULTS
2997ee50 865 select USB_KEYBOARD if DISTRO_DEFAULTS
5ed063d1 866 select USB_STORAGE if DISTRO_DEFAULTS
8c7d2296 867 select USE_TINY_PRINTF
08a00cba 868 imply CMD_DM
a12fb0e3 869 imply CMD_GPT
c6cca10b 870 imply CMD_UBI if NAND
7325f6cf 871 imply DISTRO_DEFAULTS
91d27a17 872 imply FAT_WRITE
2f13cf35 873 imply FIT
eff264d7 874 imply OF_LIBFDT_OVERLAY
af83a604
MY
875 imply PRE_CONSOLE_BUFFER
876 imply SPL_GPIO_SUPPORT
877 imply SPL_LIBCOMMON_SUPPORT
af83a604 878 imply SPL_LIBGENERIC_SUPPORT
4aa2ba3a 879 imply SPL_MMC_SUPPORT if MMC
af83a604
MY
880 imply SPL_POWER_SUPPORT
881 imply SPL_SERIAL_SUPPORT
654b02b1 882 imply USB_GADGET
8ebe4f42 883
ec48b6c9
MS
884config ARCH_VERSAL
885 bool "Support Xilinx Versal Platform"
886 select ARM64
887 select CLK
888 select DM
889 select DM_SERIAL
890 select OF_CONTROL
891
7966b437
SA
892config ARCH_VF610
893 bool "Freescale Vybrid"
acf15001 894 select CPU_V7A
c01e4a1a 895 select SYS_FSL_ERRATUM_ESDHC111
d56b4b19 896 imply CMD_MTDPARTS
5bbc265b 897 imply NAND
e7b860fa 898
5ca269a4 899config ARCH_ZYNQ
b8d4497f 900 bool "Xilinx Zynq based platform"
5ed063d1 901 select BOARD_EARLY_INIT_F if WDT
5ed063d1
MS
902 select CLK
903 select CLK_ZYNQ
acf15001 904 select CPU_V7A
8981f05c 905 select DM
c4a142f4 906 select DM_ETH if NET
c4a142f4 907 select DM_MMC if MMC
42800ffa 908 select DM_SERIAL
5ed063d1 909 select DM_SPI
9f7a4502 910 select DM_SPI_FLASH
dec49e86 911 select DM_USB if USB
5ed063d1 912 select OF_CONTROL
f1b1f770 913 select SPI
5ed063d1
MS
914 select SPL_BOARD_INIT if SPL
915 select SPL_CLK if SPL
916 select SPL_DM if SPL
917 select SPL_OF_CONTROL if SPL
918 select SPL_SEPARATE_BSS if SPL
919 select SUPPORT_SPL
920 imply ARCH_EARLY_INIT_R
8eb55e19 921 imply BOARD_LATE_INIT
d315628e 922 imply CMD_CLK
08a00cba 923 imply CMD_DM
72c3033f 924 imply CMD_SPL
5ed063d1 925 imply FAT_WRITE
dd84058d 926
1d6c54ec
MS
927config ARCH_ZYNQMP_R5
928 bool "Xilinx ZynqMP R5 based platform"
5ed063d1 929 select CLK
1d6c54ec 930 select CPU_V7R
1d6c54ec
MS
931 select DM
932 select DM_SERIAL
5ed063d1 933 select OF_CONTROL
08a00cba 934 imply CMD_DM
687ab545 935 imply DM_USB_GADGET
1d6c54ec 936
0b54a9dd 937config ARCH_ZYNQMP
b8d4497f 938 bool "Xilinx ZynqMP based platform"
84c7204b 939 select ARM64
5ed063d1 940 select CLK
c2490bf5 941 select DM
c2490bf5 942 select DM_SERIAL
5ed063d1
MS
943 select DM_USB if USB
944 select OF_CONTROL
0680f1b1 945 select SPL_BOARD_INIT if SPL
2f03968e 946 select SPL_CLK if SPL
850e7795 947 select SPL_SEPARATE_BSS if SPL
5ed063d1 948 select SUPPORT_SPL
8eb55e19 949 imply BOARD_LATE_INIT
08a00cba 950 imply CMD_DM
91d27a17 951 imply FAT_WRITE
22270ca0 952 imply MP
687ab545 953 imply DM_USB_GADGET
84c7204b 954
ddd960e6
MY
955config TEGRA
956 bool "NVIDIA Tegra"
7325f6cf 957 imply DISTRO_DEFAULTS
91d27a17 958 imply FAT_WRITE
dd84058d 959
f91afc4d 960config TARGET_VEXPRESS64_AEMV8A
dd84058d 961 bool "Support vexpress_aemv8a"
016a954e 962 select ARM64
cf2c7784 963 select PL01X_SERIAL
dd84058d 964
f91afc4d
LW
965config TARGET_VEXPRESS64_BASE_FVP
966 bool "Support Versatile Express ARMv8a FVP BASE model"
967 select ARM64
cf2c7784 968 select PL01X_SERIAL
5ed063d1 969 select SEMIHOSTING
f91afc4d 970
fc04b923
RH
971config TARGET_VEXPRESS64_BASE_FVP_DRAM
972 bool "Support Versatile Express ARMv8a FVP BASE model booting from DRAM"
973 select ARM64
cf2c7784 974 select PL01X_SERIAL
fc04b923
RH
975 help
976 This target is derived from TARGET_VEXPRESS64_BASE_FVP and over-rides
977 the default config to allow the user to load the images directly into
978 DRAM using model parameters rather than by using semi-hosting to load
979 the files from the host filesystem.
980
ffc10373
LW
981config TARGET_VEXPRESS64_JUNO
982 bool "Support Versatile Express Juno Development Platform"
983 select ARM64
cf2c7784 984 select PL01X_SERIAL
ffc10373 985
44937214
PK
986config TARGET_LS2080A_EMU
987 bool "Support ls2080a_emu"
fb2bf8c2 988 select ARCH_LS2080A
5ed063d1 989 select ARCH_MISC_INIT
016a954e 990 select ARM64
23b5877c 991 select ARMV8_MULTIENTRY
44937214
PK
992 help
993 Support for Freescale LS2080A_EMU platform
994 The LS2080A Development System (EMULATOR) is a pre silicon
995 development platform that supports the QorIQ LS2080A
996 Layerscape Architecture processor.
dd84058d 997
44937214
PK
998config TARGET_LS2080A_SIMU
999 bool "Support ls2080a_simu"
fb2bf8c2 1000 select ARCH_LS2080A
5ed063d1 1001 select ARCH_MISC_INIT
016a954e 1002 select ARM64
23b5877c 1003 select ARMV8_MULTIENTRY
44937214
PK
1004 help
1005 Support for Freescale LS2080A_SIMU platform
1006 The LS2080A Development System (QDS) is a pre silicon
1007 development platform that supports the QorIQ LS2080A
1008 Layerscape Architecture processor.
dd84058d 1009
7769776a
AK
1010config TARGET_LS1088AQDS
1011 bool "Support ls1088aqds"
1012 select ARCH_LS1088A
5ed063d1 1013 select ARCH_MISC_INIT
7769776a
AK
1014 select ARM64
1015 select ARMV8_MULTIENTRY
7769776a 1016 select BOARD_LATE_INIT
91fded62 1017 select SUPPORT_SPL
7769776a
AK
1018 help
1019 Support for NXP LS1088AQDS platform
1020 The LS1088A Development System (QDS) is a high-performance
1021 development platform that supports the QorIQ LS1088A
1022 Layerscape Architecture processor.
1023
44937214
PK
1024config TARGET_LS2080AQDS
1025 bool "Support ls2080aqds"
fb2bf8c2 1026 select ARCH_LS2080A
5ed063d1 1027 select ARCH_MISC_INIT
7288c2c2
YS
1028 select ARM64
1029 select ARMV8_MULTIENTRY
e5ec4815 1030 select BOARD_LATE_INIT
b2d5ac59 1031 select SUPPORT_SPL
fedb428c 1032 imply SCSI
9fd95ef0 1033 imply SCSI_AHCI
7288c2c2 1034 help
44937214
PK
1035 Support for Freescale LS2080AQDS platform
1036 The LS2080A Development System (QDS) is a high-performance
1037 development platform that supports the QorIQ LS2080A
7288c2c2
YS
1038 Layerscape Architecture processor.
1039
44937214
PK
1040config TARGET_LS2080ARDB
1041 bool "Support ls2080ardb"
fb2bf8c2 1042 select ARCH_LS2080A
5ed063d1 1043 select ARCH_MISC_INIT
e2b65ea9
YS
1044 select ARM64
1045 select ARMV8_MULTIENTRY
e5ec4815 1046 select BOARD_LATE_INIT
32eda7cc 1047 select SUPPORT_SPL
fedb428c 1048 imply SCSI
9fd95ef0 1049 imply SCSI_AHCI
e2b65ea9 1050 help
44937214
PK
1051 Support for Freescale LS2080ARDB platform.
1052 The LS2080A Reference design board (RDB) is a high-performance
1053 development platform that supports the QorIQ LS2080A
e2b65ea9
YS
1054 Layerscape Architecture processor.
1055
3049a583
PJ
1056config TARGET_LS2081ARDB
1057 bool "Support ls2081ardb"
1058 select ARCH_LS2080A
5ed063d1 1059 select ARCH_MISC_INIT
3049a583
PJ
1060 select ARM64
1061 select ARMV8_MULTIENTRY
1062 select BOARD_LATE_INIT
1063 select SUPPORT_SPL
3049a583
PJ
1064 help
1065 Support for Freescale LS2081ARDB platform.
1066 The LS2081A Reference design board (RDB) is a high-performance
1067 development platform that supports the QorIQ LS2081A/LS2041A
1068 Layerscape Architecture processor.
1069
11ac2363
PG
1070config TARGET_HIKEY
1071 bool "Support HiKey 96boards Consumer Edition Platform"
1072 select ARM64
efd7b60a
PG
1073 select DM
1074 select DM_GPIO
9c71bcdc 1075 select DM_SERIAL
cd593ed6 1076 select OF_CONTROL
cf2c7784 1077 select PL01X_SERIAL
6f6b7cfa 1078 select SPECIFY_CONSOLE_INDEX
08a00cba 1079 imply CMD_DM
11ac2363
PG
1080 help
1081 Support for HiKey 96boards platform. It features a HI6220
1082 SoC, with 8xA53 CPU, mali450 gpu, and 1GB RAM.
1083
d754254f
JRO
1084config TARGET_POPLAR
1085 bool "Support Poplar 96boards Enterprise Edition Platform"
1086 select ARM64
1087 select DM
d754254f
JRO
1088 select DM_SERIAL
1089 select DM_USB
5ed063d1 1090 select OF_CONTROL
cf2c7784 1091 select PL01X_SERIAL
08a00cba 1092 imply CMD_DM
d754254f
JRO
1093 help
1094 Support for Poplar 96boards EE platform. It features a HI3798cv200
1095 SoC, with 4xA53 CPU, 1GB RAM and the high performance Mali T720 GPU
1096 making it capable of running any commercial set-top solution based on
1097 Linux or Android.
1098
9d044fcb
PK
1099config TARGET_LS1012AQDS
1100 bool "Support ls1012aqds"
9533acf3 1101 select ARCH_LS1012A
9d044fcb 1102 select ARM64
e5ec4815 1103 select BOARD_LATE_INIT
9d044fcb
PK
1104 help
1105 Support for Freescale LS1012AQDS platform.
1106 The LS1012A Development System (QDS) is a high-performance
1107 development platform that supports the QorIQ LS1012A
1108 Layerscape Architecture processor.
1109
3b6e3898
PK
1110config TARGET_LS1012ARDB
1111 bool "Support ls1012ardb"
9533acf3 1112 select ARCH_LS1012A
3b6e3898 1113 select ARM64
e5ec4815 1114 select BOARD_LATE_INIT
fedb428c 1115 imply SCSI
9fd95ef0 1116 imply SCSI_AHCI
3b6e3898
PK
1117 help
1118 Support for Freescale LS1012ARDB platform.
1119 The LS1012A Reference design board (RDB) is a high-performance
1120 development platform that supports the QorIQ LS1012A
1121 Layerscape Architecture processor.
1122
b0ce187b
BU
1123config TARGET_LS1012A2G5RDB
1124 bool "Support ls1012a2g5rdb"
1125 select ARCH_LS1012A
1126 select ARM64
1127 select BOARD_LATE_INIT
1128 imply SCSI
1129 help
1130 Support for Freescale LS1012A2G5RDB platform.
1131 The LS1012A 2G5 Reference design board (RDB) is a high-performance
1132 development platform that supports the QorIQ LS1012A
1133 Layerscape Architecture processor.
1134
9629ccdd
BU
1135config TARGET_LS1012AFRWY
1136 bool "Support ls1012afrwy"
1137 select ARCH_LS1012A
1138 select ARM64
5ed063d1 1139 select BOARD_LATE_INIT
9629ccdd
BU
1140 imply SCSI
1141 imply SCSI_AHCI
1142 help
1143 Support for Freescale LS1012AFRWY platform.
1144 The LS1012A FRWY board (FRWY) is a high-performance
1145 development platform that supports the QorIQ LS1012A
1146 Layerscape Architecture processor.
1147
ff78aa2b
PK
1148config TARGET_LS1012AFRDM
1149 bool "Support ls1012afrdm"
9533acf3 1150 select ARCH_LS1012A
ff78aa2b
PK
1151 select ARM64
1152 help
1153 Support for Freescale LS1012AFRDM platform.
1154 The LS1012A Freedom board (FRDM) is a high-performance
1155 development platform that supports the QorIQ LS1012A
1156 Layerscape Architecture processor.
1157
e84a324b
AK
1158config TARGET_LS1088ARDB
1159 bool "Support ls1088ardb"
1160 select ARCH_LS1088A
5ed063d1 1161 select ARCH_MISC_INIT
e84a324b
AK
1162 select ARM64
1163 select ARMV8_MULTIENTRY
e84a324b 1164 select BOARD_LATE_INIT
099f4093 1165 select SUPPORT_SPL
e84a324b
AK
1166 help
1167 Support for NXP LS1088ARDB platform.
1168 The LS1088A Reference design board (RDB) is a high-performance
1169 development platform that supports the QorIQ LS1088A
1170 Layerscape Architecture processor.
1171
550e3dc0 1172config TARGET_LS1021AQDS
0de15707 1173 bool "Support ls1021aqds"
5ed063d1
MS
1174 select ARCH_LS1021A
1175 select ARCH_SUPPORT_PSCI
1176 select BOARD_EARLY_INIT_F
e5ec4815 1177 select BOARD_LATE_INIT
acf15001 1178 select CPU_V7A
adee1d4c
HZ
1179 select CPU_V7_HAS_NONSEC
1180 select CPU_V7_HAS_VIRT
5e8bd7e1 1181 select LS1_DEEP_SLEEP
5ed063d1 1182 select SUPPORT_SPL
d26e34c4 1183 select SYS_FSL_DDR
fedb428c 1184 imply SCSI
217f92bb 1185
c8a7d9da 1186config TARGET_LS1021ATWR
0de15707 1187 bool "Support ls1021atwr"
5ed063d1
MS
1188 select ARCH_LS1021A
1189 select ARCH_SUPPORT_PSCI
1190 select BOARD_EARLY_INIT_F
e5ec4815 1191 select BOARD_LATE_INIT
acf15001 1192 select CPU_V7A
adee1d4c
HZ
1193 select CPU_V7_HAS_NONSEC
1194 select CPU_V7_HAS_VIRT
5e8bd7e1 1195 select LS1_DEEP_SLEEP
5ed063d1 1196 select SUPPORT_SPL
fedb428c 1197 imply SCSI
c8a7d9da 1198
20c700f8
FL
1199config TARGET_LS1021AIOT
1200 bool "Support ls1021aiot"
5ed063d1
MS
1201 select ARCH_LS1021A
1202 select ARCH_SUPPORT_PSCI
e5ec4815 1203 select BOARD_LATE_INIT
acf15001 1204 select CPU_V7A
20c700f8
FL
1205 select CPU_V7_HAS_NONSEC
1206 select CPU_V7_HAS_VIRT
1207 select SUPPORT_SPL
fedb428c 1208 imply SCSI
20c700f8
FL
1209 help
1210 Support for Freescale LS1021AIOT platform.
1211 The LS1021A Freescale board (IOT) is a high-performance
1212 development platform that supports the QorIQ LS1021A
1213 Layerscape Architecture processor.
1214
02b5d2ed
SX
1215config TARGET_LS1043AQDS
1216 bool "Support ls1043aqds"
0a37cf8f 1217 select ARCH_LS1043A
02b5d2ed
SX
1218 select ARM64
1219 select ARMV8_MULTIENTRY
5ed063d1 1220 select BOARD_EARLY_INIT_F
e5ec4815 1221 select BOARD_LATE_INIT
02b5d2ed 1222 select SUPPORT_SPL
fedb428c 1223 imply SCSI
02b5d2ed
SX
1224 help
1225 Support for Freescale LS1043AQDS platform.
1226
f3a8e2b7
MH
1227config TARGET_LS1043ARDB
1228 bool "Support ls1043ardb"
0a37cf8f 1229 select ARCH_LS1043A
f3a8e2b7 1230 select ARM64
831c068f 1231 select ARMV8_MULTIENTRY
5ed063d1 1232 select BOARD_EARLY_INIT_F
e5ec4815 1233 select BOARD_LATE_INIT
3ad44729 1234 select SUPPORT_SPL
fedb428c 1235 imply SCSI
f3a8e2b7
MH
1236 help
1237 Support for Freescale LS1043ARDB platform.
1238
126fe70d
SX
1239config TARGET_LS1046AQDS
1240 bool "Support ls1046aqds"
da28e58a 1241 select ARCH_LS1046A
126fe70d
SX
1242 select ARM64
1243 select ARMV8_MULTIENTRY
5ed063d1 1244 select BOARD_EARLY_INIT_F
e5ec4815 1245 select BOARD_LATE_INIT
126fe70d 1246 select DM_SPI_FLASH if DM_SPI
5ed063d1 1247 select SUPPORT_SPL
fedb428c 1248 imply SCSI
126fe70d
SX
1249 help
1250 Support for Freescale LS1046AQDS platform.
1251 The LS1046A Development System (QDS) is a high-performance
1252 development platform that supports the QorIQ LS1046A
1253 Layerscape Architecture processor.
1254
dd02936f
MH
1255config TARGET_LS1046ARDB
1256 bool "Support ls1046ardb"
da28e58a 1257 select ARCH_LS1046A
dd02936f
MH
1258 select ARM64
1259 select ARMV8_MULTIENTRY
5ed063d1 1260 select BOARD_EARLY_INIT_F
e5ec4815 1261 select BOARD_LATE_INIT
dd02936f 1262 select DM_SPI_FLASH if DM_SPI
dccef2ec 1263 select POWER_MC34VR500
5ed063d1 1264 select SUPPORT_SPL
fedb428c 1265 imply SCSI
dd02936f
MH
1266 help
1267 Support for Freescale LS1046ARDB platform.
1268 The LS1046A Reference Design Board (RDB) is a high-performance
1269 development platform that supports the QorIQ LS1046A
1270 Layerscape Architecture processor.
1271
dd84058d
MY
1272config TARGET_H2200
1273 bool "Support h2200"
2e07c249 1274 select CPU_PXA
dd84058d 1275
f19eb154
VK
1276config TARGET_ZIPITZ2
1277 bool "Support zipitz2"
1278 select CPU_PXA
1279
dd84058d
MY
1280config TARGET_COLIBRI_PXA270
1281 bool "Support colibri_pxa270"
2e07c249 1282 select CPU_PXA
dd84058d 1283
66cba041 1284config ARCH_UNIPHIER
b6ef3a3f 1285 bool "Socionext UniPhier SoCs"
e5ec4815 1286 select BOARD_LATE_INIT
4e819950 1287 select DM
b800cbde 1288 select DM_GPIO
4e819950 1289 select DM_I2C
4aceb3f8 1290 select DM_MMC
4fb96c48 1291 select DM_RESET
b5550e49 1292 select DM_SERIAL
47a79f65 1293 select DM_USB
65fce763 1294 select OF_BOARD_SETUP
b5550e49
MY
1295 select OF_CONTROL
1296 select OF_LIBFDT
27350c92 1297 select PINCTRL
0680f1b1 1298 select SPL_BOARD_INIT if SPL
561ca649
MY
1299 select SPL_DM if SPL
1300 select SPL_LIBCOMMON_SUPPORT if SPL
1301 select SPL_LIBGENERIC_SUPPORT if SPL
1302 select SPL_OF_CONTROL if SPL
1303 select SPL_PINCTRL if SPL
b5550e49 1304 select SUPPORT_SPL
08a00cba 1305 imply CMD_DM
7ef5b1e7 1306 imply DISTRO_DEFAULTS
91d27a17 1307 imply FAT_WRITE
b6ef3a3f
MY
1308 help
1309 Support for UniPhier SoC family developed by Socionext Inc.
1310 (formerly, System LSI Business Division of Panasonic Corporation)
66cba041 1311
0a61ee88 1312config STM32
2514c2d0 1313 bool "Support STMicroelectronics STM32 MCU with cortex M"
ed09a554 1314 select CPU_V7M
66562414
KL
1315 select DM
1316 select DM_SERIAL
08a00cba 1317 imply CMD_DM
ed09a554 1318
94e9a4ef
PC
1319config ARCH_STI
1320 bool "Support STMicrolectronics SoCs"
5ed063d1 1321 select BLK
acf15001 1322 select CPU_V7A
214a17e6 1323 select DM
eee20f81 1324 select DM_MMC
584861ff 1325 select DM_RESET
5ed063d1 1326 select DM_SERIAL
08a00cba 1327 imply CMD_DM
94e9a4ef
PC
1328 help
1329 Support for STMicroelectronics STiH407/10 SoC family.
1330 This SoC is used on Linaro 96Board STiH410-B2260
1331
2514c2d0
PD
1332config ARCH_STM32MP
1333 bool "Support STMicroelectronics STM32MP Socs with cortex A"
08772f6e 1334 select ARCH_MISC_INIT
2514c2d0
PD
1335 select BOARD_LATE_INIT
1336 select CLK
1337 select DM
1338 select DM_GPIO
1339 select DM_RESET
1340 select DM_SERIAL
5ed063d1 1341 select MISC
2514c2d0
PD
1342 select OF_CONTROL
1343 select OF_LIBFDT
1344 select PINCTRL
1345 select REGMAP
1346 select SUPPORT_SPL
1347 select SYSCON
86634a93 1348 select SYSRESET
2514c2d0 1349 select SYS_THUMB_BUILD
08a00cba 1350 imply CMD_DM
2514c2d0
PD
1351 help
1352 Support for STM32MP SoC family developed by STMicroelectronics,
1353 MPUs based on ARM cortex A core
1354 U-BOOT is running in DDR and SPL support is the unsecure First Stage
1355 BootLoader (FSBL)
1356
2444dae5
SG
1357config ARCH_ROCKCHIP
1358 bool "Support Rockchip SoCs"
aa15038c 1359 select BLK
2444dae5 1360 select DM
aa15038c
SG
1361 select DM_GPIO
1362 select DM_I2C
1363 select DM_MMC
5ed063d1
MS
1364 select DM_PWM
1365 select DM_REGULATOR
aa15038c
SG
1366 select DM_SERIAL
1367 select DM_SPI
1368 select DM_SPI_FLASH
892742df 1369 select DM_USB if USB
14ad6eb2 1370 select ENABLE_ARM_SOC_BOOT0_HOOK
5ed063d1 1371 select OF_CONTROL
f1b1f770 1372 select SPI
5ed063d1
MS
1373 select SPL_DM if SPL
1374 select SPL_SYS_MALLOC_SIMPLE if SPL
1375 select SYS_MALLOC_F
1376 select SYS_THUMB_BUILD if !ARM64
1377 imply ADC
08a00cba 1378 imply CMD_DM
7325f6cf 1379 imply DISTRO_DEFAULTS
91d27a17 1380 imply FAT_WRITE
8e8bcccc 1381 imply SARADC_ROCKCHIP
5ed063d1 1382 imply SPL_SYSRESET
c3c0331d 1383 imply SYS_NS16550
5ed063d1
MS
1384 imply TPL_SYSRESET
1385 imply USB_FUNCTION_FASTBOOT
2444dae5 1386
746f985a
ST
1387config TARGET_THUNDERX_88XX
1388 bool "Support ThunderX 88xx"
b4ba1693 1389 select ARM64
746f985a 1390 select OF_CONTROL
cf2c7784 1391 select PL01X_SERIAL
5ed063d1 1392 select SYS_CACHE_SHIFT_7
746f985a 1393
4697abea 1394config ARCH_ASPEED
1395 bool "Support Aspeed SoCs"
4697abea 1396 select DM
5ed063d1 1397 select OF_CONTROL
08a00cba 1398 imply CMD_DM
4697abea 1399
dd84058d
MY
1400endchoice
1401
5fbed8f2
AD
1402config TI_SECURE_DEVICE
1403 bool "HS Device Type Support"
1404 depends on ARCH_KEYSTONE || ARCH_OMAP2PLUS
1405 help
1406 If a high secure (HS) device type is being used, this config
1407 must be set. This option impacts various aspects of the
1408 build system (to create signed boot images that can be
1409 authenticated) and the code. See the doc/README.ti-secure
1410 file for further details.
1411
4697abea 1412source "arch/arm/mach-aspeed/Kconfig"
1413
4614b891
MY
1414source "arch/arm/mach-at91/Kconfig"
1415
ddf6bd48 1416source "arch/arm/mach-bcm283x/Kconfig"
3491ba63 1417
894c3ad2
TF
1418source "arch/arm/mach-bcmstb/Kconfig"
1419
ddf6bd48 1420source "arch/arm/mach-davinci/Kconfig"
34e609ca 1421
77b55e8c 1422source "arch/arm/mach-exynos/Kconfig"
72df68cc 1423
72a8ff4b 1424source "arch/arm/mach-highbank/Kconfig"
ef2b694c 1425
5cbbd9bd
MY
1426source "arch/arm/mach-integrator/Kconfig"
1427
586bde93
LV
1428source "arch/arm/mach-k3/Kconfig"
1429
39a72345 1430source "arch/arm/mach-keystone/Kconfig"
c338f09e 1431
56f86e39 1432source "arch/arm/mach-kirkwood/Kconfig"
47539e23 1433
ee54dfea
VZ
1434source "arch/arm/cpu/arm926ejs/lpc32xx/Kconfig"
1435
c3d89140
SR
1436source "arch/arm/mach-mvebu/Kconfig"
1437
0a37cf8f
YS
1438source "arch/arm/cpu/armv7/ls102xa/Kconfig"
1439
07df697e
FE
1440source "arch/arm/mach-imx/mx2/Kconfig"
1441
3159ec64
ML
1442source "arch/arm/mach-imx/mx3/Kconfig"
1443
7a7391fd
PF
1444source "arch/arm/mach-imx/mx5/Kconfig"
1445
1446source "arch/arm/mach-imx/mx6/Kconfig"
e90a08da 1447
552a848e 1448source "arch/arm/mach-imx/mx7/Kconfig"
1a8150d4 1449
7a7391fd 1450source "arch/arm/mach-imx/mx7ulp/Kconfig"
89ebc821 1451
b2b8b9be
PF
1452source "arch/arm/mach-imx/imx8/Kconfig"
1453
cd357ad1 1454source "arch/arm/mach-imx/imx8m/Kconfig"
424ee3d1 1455
c5343d4e
SA
1456source "arch/arm/mach-imx/mxs/Kconfig"
1457
983e3700 1458source "arch/arm/mach-omap2/Kconfig"
6384726d 1459
da28e58a
YS
1460source "arch/arm/cpu/armv8/fsl-layerscape/Kconfig"
1461
3e93b4e6 1462source "arch/arm/mach-orion5x/Kconfig"
22f2be7a 1463
97775d26
MS
1464source "arch/arm/mach-owl/Kconfig"
1465
badbb63c 1466source "arch/arm/mach-rmobile/Kconfig"
f40b9898 1467
bfcef28a
BG
1468source "arch/arm/mach-meson/Kconfig"
1469
cbd2fba1
RL
1470source "arch/arm/mach-mediatek/Kconfig"
1471
32f11829
TT
1472source "arch/arm/mach-qemu/Kconfig"
1473
2444dae5
SG
1474source "arch/arm/mach-rockchip/Kconfig"
1475
225f5eec 1476source "arch/arm/mach-s5pc1xx/Kconfig"
311757be 1477
08592136
MK
1478source "arch/arm/mach-snapdragon/Kconfig"
1479
7865f4b0
MY
1480source "arch/arm/mach-socfpga/Kconfig"
1481
94e9a4ef
PC
1482source "arch/arm/mach-sti/Kconfig"
1483
0a61ee88
VM
1484source "arch/arm/mach-stm32/Kconfig"
1485
2514c2d0
PD
1486source "arch/arm/mach-stm32mp/Kconfig"
1487
3abfd887
MY
1488source "arch/arm/mach-sunxi/Kconfig"
1489
09f455dc 1490source "arch/arm/mach-tegra/Kconfig"
ddd960e6 1491
4c425570 1492source "arch/arm/mach-uniphier/Kconfig"
66cba041 1493
7966b437
SA
1494source "arch/arm/cpu/armv7/vf610/Kconfig"
1495
0107f240 1496source "arch/arm/mach-zynq/Kconfig"
ddd960e6 1497
ec48b6c9
MS
1498source "arch/arm/mach-versal/Kconfig"
1499
1d6c54ec
MS
1500source "arch/arm/mach-zynqmp-r5/Kconfig"
1501
ea624e19
HG
1502source "arch/arm/cpu/armv7/Kconfig"
1503
75580007
SDPP
1504source "arch/arm/cpu/armv8/zynqmp/Kconfig"
1505
23b5877c
LW
1506source "arch/arm/cpu/armv8/Kconfig"
1507
552a848e 1508source "arch/arm/mach-imx/Kconfig"
a05a6045 1509
d8ccbe93 1510source "board/bosch/shc/Kconfig"
dd84058d 1511source "board/CarMediaLab/flea3/Kconfig"
dd84058d 1512source "board/Marvell/aspenite/Kconfig"
dd84058d 1513source "board/Marvell/gplugd/Kconfig"
dd84058d 1514source "board/armadeus/apf27/Kconfig"
dd84058d
MY
1515source "board/armltd/vexpress/Kconfig"
1516source "board/armltd/vexpress64/Kconfig"
43486e4c 1517source "board/broadcom/bcm23550_w1d/Kconfig"
dd84058d 1518source "board/broadcom/bcm28155_ap/Kconfig"
40b59b05 1519source "board/broadcom/bcm968580xref/Kconfig"
abb1678c
SR
1520source "board/broadcom/bcmcygnus/Kconfig"
1521source "board/broadcom/bcmnsp/Kconfig"
274bced8 1522source "board/broadcom/bcmns2/Kconfig"
746f985a 1523source "board/cavium/thunderx/Kconfig"
dd84058d 1524source "board/cirrus/edb93xx/Kconfig"
85ab0452 1525source "board/eets/pdu001/Kconfig"
6f332765 1526source "board/emulation/qemu-arm/Kconfig"
44937214
PK
1527source "board/freescale/ls2080a/Kconfig"
1528source "board/freescale/ls2080aqds/Kconfig"
1529source "board/freescale/ls2080ardb/Kconfig"
e84a324b 1530source "board/freescale/ls1088a/Kconfig"
550e3dc0 1531source "board/freescale/ls1021aqds/Kconfig"
02b5d2ed 1532source "board/freescale/ls1043aqds/Kconfig"
c8a7d9da 1533source "board/freescale/ls1021atwr/Kconfig"
20c700f8 1534source "board/freescale/ls1021aiot/Kconfig"
126fe70d 1535source "board/freescale/ls1046aqds/Kconfig"
f3a8e2b7 1536source "board/freescale/ls1043ardb/Kconfig"
dd02936f 1537source "board/freescale/ls1046ardb/Kconfig"
9d044fcb 1538source "board/freescale/ls1012aqds/Kconfig"
3b6e3898 1539source "board/freescale/ls1012ardb/Kconfig"
ff78aa2b 1540source "board/freescale/ls1012afrdm/Kconfig"
dd84058d 1541source "board/freescale/mx35pdk/Kconfig"
9702ec00 1542source "board/freescale/s32v234evb/Kconfig"
ab38bf6a 1543source "board/grinn/chiliboard/Kconfig"
dd84058d
MY
1544source "board/gumstix/pepper/Kconfig"
1545source "board/h2200/Kconfig"
345243ed 1546source "board/hisilicon/hikey/Kconfig"
d754254f 1547source "board/hisilicon/poplar/Kconfig"
a96c08f5 1548source "board/isee/igep003x/Kconfig"
dd84058d 1549source "board/phytec/pcm051/Kconfig"
dd84058d 1550source "board/silica/pengwyn/Kconfig"
dd84058d
MY
1551source "board/spear/spear300/Kconfig"
1552source "board/spear/spear310/Kconfig"
1553source "board/spear/spear320/Kconfig"
1554source "board/spear/spear600/Kconfig"
1555source "board/spear/x600/Kconfig"
9fa32b12 1556source "board/st/stv0991/Kconfig"
9d1b2987 1557source "board/tcl/sl50/Kconfig"
eba6589f 1558source "board/ucRobotics/bubblegum_96/Kconfig"
a2bc4321 1559source "board/birdland/bav335x/Kconfig"
dd84058d 1560source "board/toradex/colibri_pxa270/Kconfig"
6ce89324 1561source "board/vscom/baltos/Kconfig"
dd84058d 1562source "board/woodburn/Kconfig"
6da4f67a 1563source "board/xilinx/Kconfig"
37e3a36a 1564source "board/xilinx/zynq/Kconfig"
c436bf92 1565source "board/xilinx/zynqmp/Kconfig"
f19eb154 1566source "board/zipitz2/Kconfig"
dd84058d 1567
51b17d49
MY
1568source "arch/arm/Kconfig.debug"
1569
dd84058d 1570endmenu
b529993e
PT
1571
1572config SPL_LDSCRIPT
6e7bdde4
MS
1573 default "arch/arm/cpu/arm926ejs/mxs/u-boot-spl.lds" if (ARCH_MX23 || ARCH_MX28) && !SPL_FRAMEWORK
1574 default "arch/arm/cpu/arm1136/u-boot-spl.lds" if CPU_ARM1136
b529993e
PT
1575 default "arch/arm/cpu/armv8/u-boot-spl.lds" if ARM64
1576
1577
This page took 0.601888 seconds and 4 git commands to generate.