]> Git Repo - u-boot.git/blame - include/configs/trab.h
* Patches by Yuli Barcohen, 13 Jul 2003:
[u-boot.git] / include / configs / trab.h
CommitLineData
c609719b
WD
1/*
2 * (C) Copyright 2002
3 * Gary Jennejohn <[email protected]>
4 *
5 * Configuation settings for the TRAB board.
6 *
7 * See file CREDITS for list of people who contributed to this
8 * project.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29/*
30 * If we are developing, we might want to start armboot from ram
31 * so we MUST NOT initialize critical regs like mem-timing ...
32 */
33#define CONFIG_INIT_CRITICAL /* undef for developing */
34
35/*
36 * High Level Configuration Options
37 * (easy to change)
38 */
39#define CONFIG_ARM920T 1 /* This is an arm920t CPU */
40#define CONFIG_S3C2400 1 /* in a SAMSUNG S3C2400 SoC */
41#define CONFIG_TRAB 1 /* on a TRAB Board */
42#undef CONFIG_TRAB_50MHZ /* run the CPU at 50 MHz */
43
44/* input clock of PLL */
7f6c2cbc 45#define CONFIG_SYS_CLK_FREQ 12000000 /* TRAB has 12 MHz input clock */
c609719b
WD
46
47#undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
48
49#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
50#define CONFIG_SETUP_MEMORY_TAGS 1
51#define CONFIG_INITRD_TAG 1
52
53/*
54 * Size of malloc() pool
55 */
699b13a6 56#define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
c609719b
WD
57
58/*
59 * Hardware drivers
60 */
61#define CONFIG_DRIVER_CS8900 1 /* we have a CS8900 on-board */
62#define CS8900_BASE 0x07000300 /* agrees with WIN CE PA */
63#define CS8900_BUS16 1 /* the Linux driver does accesses as shorts */
64
65#define CONFIG_VFD 1 /* VFD linear frame buffer driver */
66#define VFD_TEST_LOGO 1 /* output a test logo to the VFDs */
67
68/*
69 * select serial console configuration
70 */
71#define CONFIG_SERIAL1 1 /* we use SERIAL 1 on TRAB */
72
73#define CONFIG_HWFLOW /* include RTS/CTS flow control support */
74
75#define CONFIG_MODEM_SUPPORT 1 /* enable modem initialization stuff */
76
77#define CONFIG_MODEM_KEY_MAGIC "23" /* hold down these keys to enable modem */
78
79/*
80 * The following enables modem debugging stuff. The dbg() and
81 * 'char screen[1024]' are used for debug printfs. Unfortunately,
82 * it is usable only from BDI
83 */
84#undef CONFIG_MODEM_SUPPORT_DEBUG
85
86/* allow to overwrite serial and ethaddr */
87#define CONFIG_ENV_OVERWRITE
88
89#define CONFIG_BAUDRATE 115200
90
91#define CONFIG_TIMESTAMP 1 /* Print timestamp info for images */
92
48b42616
WD
93/* Use s3c2400's RTC */
94#define CONFIG_RTC_S3C24X0 1
95
c609719b
WD
96#ifdef CONFIG_HWFLOW
97#define CONFIG_COMMANDS_ADD_HWFLOW CFG_CMD_HWFLOW
98#else
99#define CONFIG_COMMANDS_ADD_HWFLOW 0
100#endif
101
102#ifdef CONFIG_VFD
103#define CONFIG_COMMANDS_ADD_VFD CFG_CMD_VFD
104#else
105#define CONFIG_COMMANDS_ADD_VFD 0
106#endif
107
108#ifndef USE_920T_MMU
109#define CONFIG_COMMANDS ((CONFIG_CMD_DFL & ~CFG_CMD_CACHE) | \
110 CFG_CMD_BSP | \
48b42616 111 CFG_CMD_DATE | \
c609719b
WD
112 CONFIG_COMMANDS_ADD_HWFLOW | \
113 CONFIG_COMMANDS_ADD_VFD )
114#else
115#define CONFIG_COMMANDS (CONFIG_CMD_DFL | \
116 CFG_CMD_BSP | \
48b42616 117 CFG_CMD_DATE | \
c609719b
WD
118 CONFIG_COMMANDS_ADD_HWFLOW | \
119 CONFIG_COMMANDS_ADD_VFD )
120#endif
121
122/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
123#include <cmd_confdefs.h>
124
c609719b 125#define CONFIG_BOOTDELAY 5
c8c3a8be 126#define CONFIG_ZERO_BOOTDELAY_CHECK /* allow to break in always */
c609719b
WD
127#define CONFIG_PREBOOT "echo;echo *** booting ***;echo"
128#define CONFIG_BOOTARGS "console=ttyS0"
6069ff26
WD
129#define CONFIG_NETMASK 255.255.0.0
130#define CONFIG_IPADDR 192.168.3.68
43d9616c 131#define CONFIG_HOSTNAME trab
c609719b
WD
132#define CONFIG_SERVERIP 192.168.3.1
133#define CONFIG_BOOTCOMMAND "run flash_nfs"
47cd00fa
WD
134
135#ifndef CONFIG_BIG_FLASH
c609719b
WD
136#define CONFIG_EXTRA_ENV_SETTINGS \
137 "nfs_args=setenv bootargs root=/dev/nfs rw " \
138 "nfsroot=$(serverip):$(rootpath)\0" \
139 "rootpath=/opt/eldk/arm_920TDI\0" \
140 "ram_args=setenv bootargs root=/dev/ram rw\0" \
141 "add_net=setenv bootargs $(bootargs) ethaddr=$(ethaddr) " \
142 "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask):$(hostname)::off\0" \
143 "add_misc=setenv bootargs $(bootargs) console=ttyS0 panic=1\0" \
144 "load=tftp 0xC100000 /tftpboot/TRAB/u-boot.bin\0" \
e95b61cf 145 "update=protect off 1:0-8;era 1:0-8;cp.b 0xc100000 0 $(filesize);" \
c609719b 146 "setenv filesize;saveenv\0" \
47cd00fa 147 "loadfile=/tftpboot/TRAB/uImage\0" \
c609719b
WD
148 "loadaddr=c400000\0" \
149 "net_load=tftpboot $(loadaddr) $(loadfile)\0" \
150 "net_nfs=run net_load nfs_args add_net add_misc;bootm\0" \
151 "kernel_addr=00040000\0" \
152 "flash_nfs=run nfs_args add_net add_misc;bootm $(kernel_addr)\0" \
153 "mdm_init1=ATZ\0" \
154 "mdm_init2=ATS0=1\0" \
155 "mdm_flow_control=rts/cts\0"
47cd00fa
WD
156#else /* CONFIG_BIG_FLASH */
157#define CONFIG_EXTRA_ENV_SETTINGS \
158 "nfs_args=setenv bootargs root=/dev/nfs rw " \
159 "nfsroot=$(serverip):$(rootpath)\0" \
160 "rootpath=/opt/eldk/arm_920TDI\0" \
161 "ram_args=setenv bootargs root=/dev/ram rw\0" \
162 "add_net=setenv bootargs $(bootargs) ethaddr=$(ethaddr) " \
163 "ip=$(ipaddr):$(serverip):$(gatewayip):$(netmask):$(hostname)::off\0" \
164 "add_misc=setenv bootargs $(bootargs) console=ttyS0 panic=1\0" \
165 "load=tftp 0xC100000 /tftpboot/TRAB/u-boot.bin\0" \
166 "update=protect off 1:0;era 1:0;cp.b 0xc100000 0 $(filesize)\0" \
167 "loadfile=/tftpboot/TRAB/uImage\0" \
168 "loadaddr=c400000\0" \
169 "net_load=tftpboot $(loadaddr) $(loadfile)\0" \
170 "net_nfs=run net_load nfs_args add_net add_misc;bootm\0" \
171 "kernel_addr=00040000\0" \
172 "flash_nfs=run nfs_args add_net add_misc;bootm $(kernel_addr)\0" \
173 "mdm_init1=ATZ\0" \
174 "mdm_init2=ATS0=1\0" \
175 "mdm_flow_control=rts/cts\0"
176#endif /* CONFIG_BIG_FLASH */
c609719b
WD
177
178#if 0 /* disabled for development */
179#define CONFIG_AUTOBOOT_KEYED /* Enable password protection */
180#define CONFIG_AUTOBOOT_PROMPT "\nEnter password - autoboot in %d sec...\n"
181#define CONFIG_AUTOBOOT_DELAY_STR "system" /* 1st password */
182#endif
183
184#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
185#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
186/* what's this ? it's not used anywhere */
187#define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
188#endif
189
190/*
191 * Miscellaneous configurable options
192 */
193#define CFG_LONGHELP /* undef to save memory */
194#define CFG_PROMPT "TRAB # " /* Monitor Command Prompt */
195#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
196#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
197#define CFG_MAXARGS 16 /* max number of command args */
198#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
199
200#define CFG_MEMTEST_START 0x0c000000 /* memtest works on */
201#define CFG_MEMTEST_END 0x0d000000 /* 16 MB in DRAM */
202
203#undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
204
205#define CFG_LOAD_ADDR 0x0cf00000 /* default load address */
206
207#ifdef CONFIG_TRAB_50MHZ
208/* the PWM TImer 4 uses a counter of 15625 for 10 ms, so we need */
209/* it to wrap 100 times (total 1562500) to get 1 sec. */
210/* this should _really_ be calculated !! */
211#define CFG_HZ 1562500
212#else
213/* the PWM TImer 4 uses a counter of 10390 for 10 ms, so we need */
214/* it to wrap 100 times (total 1039000) to get 1 sec. */
215/* this should _really_ be calculated !! */
216#define CFG_HZ 1039000
217#endif
218
219/* valid baudrates */
220#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
221
222#define CONFIG_MISC_INIT_R /* have misc_init_r() function */
223
224/*-----------------------------------------------------------------------
225 * Stack sizes
226 *
227 * The stack sizes are set up in start.S using the settings below
228 */
229#define CONFIG_STACKSIZE (128*1024) /* regular stack */
230#ifdef CONFIG_USE_IRQ
231#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
232#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
233#endif
234
235/*-----------------------------------------------------------------------
236 * Physical Memory Map
237 */
238#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
239#define PHYS_SDRAM_1 0x0c000000 /* SDRAM Bank #1 */
240#define PHYS_SDRAM_1_SIZE 0x01000000 /* 16 MB */
241
6069ff26 242#define CFG_FLASH_BASE 0x00000000 /* Flash Bank #1 */
c609719b
WD
243
244/* The following #defines are needed to get flash environment right */
6069ff26 245#define CFG_MONITOR_BASE CFG_FLASH_BASE
47cd00fa 246#ifndef CONFIG_BIG_FLASH
c609719b 247#define CFG_MONITOR_LEN (256 << 10)
47cd00fa
WD
248#else
249#define CFG_MONITOR_LEN (128 << 10)
250#endif
c609719b 251
c609719b
WD
252/*-----------------------------------------------------------------------
253 * FLASH and environment organization
254 */
255#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
43d9616c
WD
256#ifndef CONFIG_BIG_FLASH
257#define CFG_MAX_FLASH_SECT 71 /* max number of sectors on one chip */
258#else
6069ff26 259#define CFG_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
43d9616c 260#endif
c609719b
WD
261
262/* timeout values are in ticks */
263#define CFG_FLASH_ERASE_TOUT (2*CFG_HZ) /* Timeout for Flash Erase */
264#define CFG_FLASH_WRITE_TOUT (2*CFG_HZ) /* Timeout for Flash Write */
265
266#define CFG_ENV_IS_IN_FLASH 1
267
268/* Address and size of Primary Environment Sector */
43d9616c 269#ifndef CONFIG_BIG_FLASH
6069ff26 270#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x4000)
c609719b 271#define CFG_ENV_SIZE 0x4000
43d9616c
WD
272#define CFG_ENV_SECT_SIZE 0x4000
273#else
47cd00fa 274#define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x20000)
43d9616c
WD
275#define CFG_ENV_SIZE 0x4000
276#define CFG_ENV_SECT_SIZE 0x20000
277#endif
c609719b
WD
278
279/* Address and size of Redundant Environment Sector */
43d9616c 280#define CFG_ENV_OFFSET_REDUND (CFG_ENV_ADDR+CFG_ENV_SECT_SIZE)
c609719b
WD
281#define CFG_ENV_SIZE_REDUND (CFG_ENV_SIZE)
282
1cb8e980
WD
283/* Initial value of the on-board touch screen brightness */
284#define CFG_BRIGHTNESS 0x20
285
c609719b 286#endif /* __CONFIG_H */
This page took 0.072878 seconds and 4 git commands to generate.