[u-boot.git] / arch / x86 / lib / mpspec.c

// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2015, Bin Meng <[email protected]>
 *
 * Adapted from coreboot src/arch/x86/boot/mpspec.c
 */

#include <common.h>
#include <cpu.h>
#include <dm.h>
#include <errno.h>
#include <fdtdec.h>
#include <log.h>
#include <asm/cpu.h>
#include <asm/irq.h>
#include <asm/ioapic.h>
#include <asm/lapic.h>
#include <asm/mpspec.h>
#include <asm/tables.h>
#include <dm/uclass-internal.h>

DECLARE_GLOBAL_DATA_PTR;

static bool isa_irq_occupied[16];

struct mp_config_table *mp_write_floating_table(struct mp_floating_table *mf)
{
	ulong mc;

	memcpy(mf->mpf_signature, MPF_SIGNATURE, 4);
	mf->mpf_physptr = (ulong)mf + sizeof(struct mp_floating_table);
	mf->mpf_length = 1;
	mf->mpf_spec = MPSPEC_V14;
	mf->mpf_checksum = 0;
	/* We don't use the default configuration table */
	mf->mpf_feature1 = 0;
	/* Indicate that virtual wire mode is always implemented */
	mf->mpf_feature2 = 0;
	mf->mpf_feature3 = 0;
	mf->mpf_feature4 = 0;
	mf->mpf_feature5 = 0;
	mf->mpf_checksum = table_compute_checksum(mf, mf->mpf_length * 16);

	mc = (ulong)mf + sizeof(struct mp_floating_table);
	return (struct mp_config_table *)mc;
}

void mp_config_table_init(struct mp_config_table *mc)
{
	memcpy(mc->mpc_signature, MPC_SIGNATURE, 4);
	mc->mpc_length = sizeof(struct mp_config_table);
	mc->mpc_spec = MPSPEC_V14;
	mc->mpc_checksum = 0;
	mc->mpc_oemptr = 0;
	mc->mpc_oemsize = 0;
	mc->mpc_entry_count = 0;
	mc->mpc_lapic = LAPIC_DEFAULT_BASE;
	mc->mpe_length = 0;
	mc->mpe_checksum = 0;
	mc->reserved = 0;

	/* The oem/product id fields are exactly 8/12 bytes long */
	table_fill_string(mc->mpc_oem, CONFIG_SYS_VENDOR, 8, ' ');
	table_fill_string(mc->mpc_product, CONFIG_SYS_BOARD, 12, ' ');
}

void mp_write_processor(struct mp_config_table *mc)
{
	struct mpc_config_processor *mpc;
	struct udevice *dev;
	u8 boot_apicid, apicver;
	u32 cpusignature, cpufeature;
	struct cpuid_result result;

	boot_apicid = lapicid();
	apicver = lapic_read(LAPIC_LVR) & 0xff;
	result = cpuid(1);
	cpusignature = result.eax;
	cpufeature = result.edx;

	for (uclass_find_first_device(UCLASS_CPU, &dev);
	     dev;
	     uclass_find_next_device(&dev)) {
		struct cpu_plat *plat = dev_get_parent_plat(dev);
		u8 cpuflag = MPC_CPU_EN;

		if (!device_active(dev))
			continue;

		mpc = (struct mpc_config_processor *)mp_next_mpc_entry(mc);
		mpc->mpc_type = MP_PROCESSOR;
		mpc->mpc_apicid = plat->cpu_id;
		mpc->mpc_apicver = apicver;
		if (boot_apicid == plat->cpu_id)
			cpuflag |= MPC_CPU_BP;
		mpc->mpc_cpuflag = cpuflag;
		mpc->mpc_cpusignature = cpusignature;
		mpc->mpc_cpufeature = cpufeature;
		mpc->mpc_reserved[0] = 0;
		mpc->mpc_reserved[1] = 0;
		mp_add_mpc_entry(mc, sizeof(*mpc));
	}
}

void mp_write_bus(struct mp_config_table *mc, int id, const char *bustype)
{
	struct mpc_config_bus *mpc;

	mpc = (struct mpc_config_bus *)mp_next_mpc_entry(mc);
	mpc->mpc_type = MP_BUS;
	mpc->mpc_busid = id;
	memcpy(mpc->mpc_bustype, bustype, 6);
	mp_add_mpc_entry(mc, sizeof(*mpc));
}

void mp_write_ioapic(struct mp_config_table *mc, int id, int ver, u32 apicaddr)
{
	struct mpc_config_ioapic *mpc;

	mpc = (struct mpc_config_ioapic *)mp_next_mpc_entry(mc);
	mpc->mpc_type = MP_IOAPIC;
	mpc->mpc_apicid = id;
	mpc->mpc_apicver = ver;
	mpc->mpc_flags = MPC_APIC_USABLE;
	mpc->mpc_apicaddr = apicaddr;
	mp_add_mpc_entry(mc, sizeof(*mpc));
}

void mp_write_intsrc(struct mp_config_table *mc, int irqtype, int irqflag,
		     int srcbus, int srcbusirq, int dstapic, int dstirq)
{
	struct mpc_config_intsrc *mpc;

	mpc = (struct mpc_config_intsrc *)mp_next_mpc_entry(mc);
	mpc->mpc_type = MP_INTSRC;
	mpc->mpc_irqtype = irqtype;
	mpc->mpc_irqflag = irqflag;
	mpc->mpc_srcbus = srcbus;
	mpc->mpc_srcbusirq = srcbusirq;
	mpc->mpc_dstapic = dstapic;
	mpc->mpc_dstirq = dstirq;
	mp_add_mpc_entry(mc, sizeof(*mpc));
}

void mp_write_pci_intsrc(struct mp_config_table *mc, int irqtype,
			 int srcbus, int dev, int pin, int dstapic, int dstirq)
{
	u8 srcbusirq = (dev << 2) | (pin - 1);

	mp_write_intsrc(mc, irqtype, MP_IRQ_TRIGGER_LEVEL | MP_IRQ_POLARITY_LOW,
			srcbus, srcbusirq, dstapic, dstirq);
}

void mp_write_lintsrc(struct mp_config_table *mc, int irqtype, int irqflag,
		      int srcbus, int srcbusirq, int destapic, int destlint)
{
	struct mpc_config_lintsrc *mpc;

	mpc = (struct mpc_config_lintsrc *)mp_next_mpc_entry(mc);
	mpc->mpc_type = MP_LINTSRC;
	mpc->mpc_irqtype = irqtype;
	mpc->mpc_irqflag = irqflag;
	mpc->mpc_srcbusid = srcbus;
	mpc->mpc_srcbusirq = srcbusirq;
	mpc->mpc_destapic = destapic;
	mpc->mpc_destlint = destlint;
	mp_add_mpc_entry(mc, sizeof(*mpc));
}

void mp_write_address_space(struct mp_config_table *mc,
			    int busid, int addr_type,
			    u32 addr_base_low, u32 addr_base_high,
			    u32 addr_length_low, u32 addr_length_high)
{
	struct mp_ext_system_address_space *mpe;

	mpe = (struct mp_ext_system_address_space *)mp_next_mpe_entry(mc);
	mpe->mpe_type = MPE_SYSTEM_ADDRESS_SPACE;
	mpe->mpe_length = sizeof(*mpe);
	mpe->mpe_busid = busid;
	mpe->mpe_addr_type = addr_type;
	mpe->mpe_addr_base_low = addr_base_low;
	mpe->mpe_addr_base_high = addr_base_high;
	mpe->mpe_addr_length_low = addr_length_low;
	mpe->mpe_addr_length_high = addr_length_high;
	mp_add_mpe_entry(mc, (struct mp_ext_config *)mpe);
}

void mp_write_bus_hierarchy(struct mp_config_table *mc,
			    int busid, int bus_info, int parent_busid)
{
	struct mp_ext_bus_hierarchy *mpe;

	mpe = (struct mp_ext_bus_hierarchy *)mp_next_mpe_entry(mc);
	mpe->mpe_type = MPE_BUS_HIERARCHY;
	mpe->mpe_length = sizeof(*mpe);
	mpe->mpe_busid = busid;
	mpe->mpe_bus_info = bus_info;
	mpe->mpe_parent_busid = parent_busid;
	mpe->reserved[0] = 0;
	mpe->reserved[1] = 0;
	mpe->reserved[2] = 0;
	mp_add_mpe_entry(mc, (struct mp_ext_config *)mpe);
}

void mp_write_compat_address_space(struct mp_config_table *mc, int busid,
				   int addr_modifier, u32 range_list)
{
	struct mp_ext_compat_address_space *mpe;

	mpe = (struct mp_ext_compat_address_space *)mp_next_mpe_entry(mc);
	mpe->mpe_type = MPE_COMPAT_ADDRESS_SPACE;
	mpe->mpe_length = sizeof(*mpe);
	mpe->mpe_busid = busid;
	mpe->mpe_addr_modifier = addr_modifier;
	mpe->mpe_range_list = range_list;
	mp_add_mpe_entry(mc, (struct mp_ext_config *)mpe);
}

u32 mptable_finalize(struct mp_config_table *mc)
{
	ulong end;

	mc->mpe_checksum = table_compute_checksum((void *)mp_next_mpc_entry(mc),
						  mc->mpe_length);
	mc->mpc_checksum = table_compute_checksum(mc, mc->mpc_length);
	end = mp_next_mpe_entry(mc);

	debug("Write the MP table at: %lx - %lx\n", (ulong)mc, end);

	return end;
}

static void mptable_add_isa_interrupts(struct mp_config_table *mc, int bus_isa,
				       int apicid, int external_int2)
{
	int i;

	mp_write_intsrc(mc, external_int2 ? MP_INT : MP_EXTINT,
			MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH,
			bus_isa, 0, apicid, 0);
	mp_write_intsrc(mc, MP_INT, MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH,
			bus_isa, 1, apicid, 1);
	mp_write_intsrc(mc, external_int2 ? MP_EXTINT : MP_INT,
			MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH,
			bus_isa, 0, apicid, 2);

	for (i = 3; i < 16; i++) {
		/*
		 * Do not write ISA interrupt entry if it is already occupied
		 * by the platform devices.
		 */
		if (isa_irq_occupied[i])
			continue;

		mp_write_intsrc(mc, MP_INT,
				MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH,
				bus_isa, i, apicid, i);
	}
}

/*
 * Check duplicated I/O interrupt assignment table entry, to make sure
 * there is only one entry with the given bus, device and interrupt pin.
 */
static bool check_dup_entry(struct mpc_config_intsrc *intsrc_base,
			    int entry_num, int bus, int device, int pin)
{
	struct mpc_config_intsrc *intsrc = intsrc_base;
	int i;

	for (i = 0; i < entry_num; i++) {
		if (intsrc->mpc_srcbus == bus &&
		    intsrc->mpc_srcbusirq == ((device << 2) | (pin - 1)))
			break;
		intsrc++;
	}

	return (i == entry_num) ? false : true;
}

/* TODO: move this to driver model */
__weak int mp_determine_pci_dstirq(int bus, int dev, int func, int pirq)
{
	/* PIRQ[A-H] are connected to I/O APIC INTPIN#16-23 */
	return pirq + 16;
}

static int mptable_add_intsrc(struct mp_config_table *mc,
			      int bus_isa, int apicid)
{
	struct mpc_config_intsrc *intsrc_base;
	int intsrc_entries = 0;
	const void *blob = gd->fdt_blob;
	struct udevice *dev;
	int len, count;
	const u32 *cell;
	int i, ret;

	ret = uclass_first_device_err(UCLASS_IRQ, &dev);
	if (ret && ret != -ENODEV) {
		debug("%s: Cannot find irq router node\n", __func__);
		return ret;
	}

	/* Get I/O interrupt information from device tree */
	cell = fdt_getprop(blob, dev_of_offset(dev), "intel,pirq-routing",
			   &len);
	if (!cell)
		return -ENOENT;

	if ((len % sizeof(struct pirq_routing)) == 0)
		count = len / sizeof(struct pirq_routing);
	else
		return -EINVAL;

	intsrc_base = (struct mpc_config_intsrc *)mp_next_mpc_entry(mc);

	for (i = 0; i < count; i++) {
		struct pirq_routing pr;
		int bus, dev, func;
		int dstirq;

		pr.bdf = fdt_addr_to_cpu(cell[0]);
		pr.pin = fdt_addr_to_cpu(cell[1]);
		pr.pirq = fdt_addr_to_cpu(cell[2]);
		bus = PCI_BUS(pr.bdf);
		dev = PCI_DEV(pr.bdf);
		func = PCI_FUNC(pr.bdf);

		if (check_dup_entry(intsrc_base, intsrc_entries,
				    bus, dev, pr.pin)) {
			debug("found entry for bus %d device %d INT%c, skipping\n",
			      bus, dev, 'A' + pr.pin - 1);
			cell += sizeof(struct pirq_routing) / sizeof(u32);
			continue;
		}

		dstirq = mp_determine_pci_dstirq(bus, dev, func, pr.pirq);
		/*
		 * For PIRQ which is connected to I/O APIC interrupt pin#0-15,
		 * mark it as occupied so that we can skip it later.
		 */
		if (dstirq < 16)
			isa_irq_occupied[dstirq] = true;
		mp_write_pci_intsrc(mc, MP_INT, bus, dev, pr.pin,
				    apicid, dstirq);
		intsrc_entries++;
		cell += sizeof(struct pirq_routing) / sizeof(u32);
	}

	/* Legacy Interrupts */
	debug("Writing ISA IRQs\n");
	mptable_add_isa_interrupts(mc, bus_isa, apicid, 0);

	return 0;
}

static void mptable_add_lintsrc(struct mp_config_table *mc, int bus_isa)
{
	mp_write_lintsrc(mc, MP_EXTINT,
			 MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH,
			 bus_isa, 0, MP_APIC_ALL, 0);
	mp_write_lintsrc(mc, MP_NMI,
			 MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH,
			 bus_isa, 0, MP_APIC_ALL, 1);
}

ulong write_mp_table(ulong addr)
{
	struct mp_config_table *mc;
	int ioapic_id, ioapic_ver;
	int bus_isa = 0xff;
	int ret;
	ulong end;

	/* 16 byte align the table address */
	addr = ALIGN(addr, 16);

	/* Write floating table */
	mc = mp_write_floating_table((struct mp_floating_table *)addr);

	/* Write configuration table header */
	mp_config_table_init(mc);

	/* Write processor entry */
	mp_write_processor(mc);

	/* Write bus entry */
	mp_write_bus(mc, bus_isa, BUSTYPE_ISA);

	/* Write I/O APIC entry */
	ioapic_id = io_apic_read(IO_APIC_ID) >> 24;
	ioapic_ver = io_apic_read(IO_APIC_VER) & 0xff;
	mp_write_ioapic(mc, ioapic_id, ioapic_ver, IO_APIC_ADDR);

	/* Write I/O interrupt assignment entry */
	ret = mptable_add_intsrc(mc, bus_isa, ioapic_id);
	if (ret)
		debug("Failed to write I/O interrupt assignment table\n");

	/* Write local interrupt assignment entry */
	mptable_add_lintsrc(mc, bus_isa);

	/* Finalize the MP table */
	end = mptable_finalize(mc);

	return end;
}
Commit	Line	Data
83d290c5	1	// SPDX-License-Identifier: GPL-2.0+
7f5df8d4 BM	2	/*
	3	* Copyright (C) 2015, Bin Meng <[email protected]>
	4	*
	5	* Adapted from coreboot src/arch/x86/boot/mpspec.c
7f5df8d4 BM	6	*/
	7
	8	#include <common.h>
	9	#include <cpu.h>
	10	#include <dm.h>
07545d86 BM	11	#include <errno.h>
07545d86 BM	12	#include <fdtdec.h>
f7ae49fc	13	#include <log.h>
7f5df8d4	14	#include <asm/cpu.h>
07545d86	15	#include <asm/irq.h>
7f5df8d4 BM	16	#include <asm/ioapic.h>
	17	#include <asm/lapic.h>
	18	#include <asm/mpspec.h>
	19	#include <asm/tables.h>
	20	#include <dm/uclass-internal.h>
	21
07545d86 BM	22	DECLARE_GLOBAL_DATA_PTR;
07545d86 BM	23
53832bb8 BM	24	static bool isa_irq_occupied[16];
53832bb8 BM	25
7f5df8d4 BM	26	struct mp_config_table mp_write_floating_table(struct mp_floating_table mf)
7f5df8d4 BM	27	{
e71ffd09	28	ulong mc;
7f5df8d4 BM	29
7f5df8d4 BM	30	memcpy(mf->mpf_signature, MPF_SIGNATURE, 4);
e71ffd09	31	mf->mpf_physptr = (ulong)mf + sizeof(struct mp_floating_table);
7f5df8d4 BM	32	mf->mpf_length = 1;
	33	mf->mpf_spec = MPSPEC_V14;
	34	mf->mpf_checksum = 0;
	35	/* We don't use the default configuration table */
	36	mf->mpf_feature1 = 0;
	37	/* Indicate that virtual wire mode is always implemented */
	38	mf->mpf_feature2 = 0;
	39	mf->mpf_feature3 = 0;
	40	mf->mpf_feature4 = 0;
	41	mf->mpf_feature5 = 0;
	42	mf->mpf_checksum = table_compute_checksum(mf, mf->mpf_length * 16);
	43
e71ffd09	44	mc = (ulong)mf + sizeof(struct mp_floating_table);
7f5df8d4 BM	45	return (struct mp_config_table *)mc;
	46	}
	47
	48	void mp_config_table_init(struct mp_config_table *mc)
	49	{
	50	memcpy(mc->mpc_signature, MPC_SIGNATURE, 4);
	51	mc->mpc_length = sizeof(struct mp_config_table);
	52	mc->mpc_spec = MPSPEC_V14;
	53	mc->mpc_checksum = 0;
	54	mc->mpc_oemptr = 0;
	55	mc->mpc_oemsize = 0;
	56	mc->mpc_entry_count = 0;
	57	mc->mpc_lapic = LAPIC_DEFAULT_BASE;
	58	mc->mpe_length = 0;
	59	mc->mpe_checksum = 0;
	60	mc->reserved = 0;
	61
	62	/* The oem/product id fields are exactly 8/12 bytes long */
	63	table_fill_string(mc->mpc_oem, CONFIG_SYS_VENDOR, 8, ' ');
	64	table_fill_string(mc->mpc_product, CONFIG_SYS_BOARD, 12, ' ');
	65	}
	66
	67	void mp_write_processor(struct mp_config_table *mc)
	68	{
	69	struct mpc_config_processor *mpc;
	70	struct udevice *dev;
	71	u8 boot_apicid, apicver;
	72	u32 cpusignature, cpufeature;
	73	struct cpuid_result result;
	74
	75	boot_apicid = lapicid();
	76	apicver = lapic_read(LAPIC_LVR) & 0xff;
	77	result = cpuid(1);
	78	cpusignature = result.eax;
	79	cpufeature = result.edx;
	80
	81	for (uclass_find_first_device(UCLASS_CPU, &dev);
	82	dev;
	83	uclass_find_next_device(&dev)) {
8a8d24bd	84	struct cpu_plat *plat = dev_get_parent_plat(dev);
7f5df8d4 BM	85	u8 cpuflag = MPC_CPU_EN;
	86
	87	if (!device_active(dev))
	88	continue;
	89
	90	mpc = (struct mpc_config_processor *)mp_next_mpc_entry(mc);
	91	mpc->mpc_type = MP_PROCESSOR;
	92	mpc->mpc_apicid = plat->cpu_id;
	93	mpc->mpc_apicver = apicver;
	94	if (boot_apicid == plat->cpu_id)
	95	cpuflag \|= MPC_CPU_BP;
	96	mpc->mpc_cpuflag = cpuflag;
	97	mpc->mpc_cpusignature = cpusignature;
	98	mpc->mpc_cpufeature = cpufeature;
	99	mpc->mpc_reserved[0] = 0;
	100	mpc->mpc_reserved[1] = 0;
	101	mp_add_mpc_entry(mc, sizeof(*mpc));
	102	}
	103	}
	104
	105	void mp_write_bus(struct mp_config_table mc, int id, const char bustype)
	106	{
	107	struct mpc_config_bus *mpc;
	108
	109	mpc = (struct mpc_config_bus *)mp_next_mpc_entry(mc);
	110	mpc->mpc_type = MP_BUS;
	111	mpc->mpc_busid = id;
	112	memcpy(mpc->mpc_bustype, bustype, 6);
	113	mp_add_mpc_entry(mc, sizeof(*mpc));
	114	}
	115
	116	void mp_write_ioapic(struct mp_config_table *mc, int id, int ver, u32 apicaddr)
	117	{
	118	struct mpc_config_ioapic *mpc;
	119
	120	mpc = (struct mpc_config_ioapic *)mp_next_mpc_entry(mc);
	121	mpc->mpc_type = MP_IOAPIC;
	122	mpc->mpc_apicid = id;
	123	mpc->mpc_apicver = ver;
	124	mpc->mpc_flags = MPC_APIC_USABLE;
	125	mpc->mpc_apicaddr = apicaddr;
	126	mp_add_mpc_entry(mc, sizeof(*mpc));
	127	}
	128
	129	void mp_write_intsrc(struct mp_config_table *mc, int irqtype, int irqflag,
	130	int srcbus, int srcbusirq, int dstapic, int dstirq)
	131	{
	132	struct mpc_config_intsrc *mpc;
	133
	134	mpc = (struct mpc_config_intsrc *)mp_next_mpc_entry(mc);
	135	mpc->mpc_type = MP_INTSRC;
	136	mpc->mpc_irqtype = irqtype;
	137	mpc->mpc_irqflag = irqflag;
	138	mpc->mpc_srcbus = srcbus;
	139	mpc->mpc_srcbusirq = srcbusirq;
	140	mpc->mpc_dstapic = dstapic;
	141	mpc->mpc_dstirq = dstirq;
	142	mp_add_mpc_entry(mc, sizeof(*mpc));
	143	}
	144
	145	void mp_write_pci_intsrc(struct mp_config_table *mc, int irqtype,
	146	int srcbus, int dev, int pin, int dstapic, int dstirq)
	147	{
	148	u8 srcbusirq = (dev << 2) \| (pin - 1);
149
150	mp_write_intsrc(mc, irqtype, MP_IRQ_TRIGGER_LEVEL \| MP_IRQ_POLARITY_LOW,
151	srcbus, srcbusirq, dstapic, dstirq);
152	}
153
154	void mp_write_lintsrc(struct mp_config_table *mc, int irqtype, int irqflag,
155	int srcbus, int srcbusirq, int destapic, int destlint)
156	{
157	struct mpc_config_lintsrc *mpc;
158
159	mpc = (struct mpc_config_lintsrc *)mp_next_mpc_entry(mc);
160	mpc->mpc_type = MP_LINTSRC;
161	mpc->mpc_irqtype = irqtype;
162	mpc->mpc_irqflag = irqflag;
163	mpc->mpc_srcbusid = srcbus;
164	mpc->mpc_srcbusirq = srcbusirq;
165	mpc->mpc_destapic = destapic;
166	mpc->mpc_destlint = destlint;
167	mp_add_mpc_entry(mc, sizeof(*mpc));
168	}
169
170	void mp_write_address_space(struct mp_config_table *mc,
171	int busid, int addr_type,
172	u32 addr_base_low, u32 addr_base_high,
173	u32 addr_length_low, u32 addr_length_high)
174	{
175	struct mp_ext_system_address_space *mpe;
176
177	mpe = (struct mp_ext_system_address_space *)mp_next_mpe_entry(mc);
178	mpe->mpe_type = MPE_SYSTEM_ADDRESS_SPACE;
179	mpe->mpe_length = sizeof(*mpe);
180	mpe->mpe_busid = busid;
181	mpe->mpe_addr_type = addr_type;
182	mpe->mpe_addr_base_low = addr_base_low;
183	mpe->mpe_addr_base_high = addr_base_high;
184	mpe->mpe_addr_length_low = addr_length_low;
185	mpe->mpe_addr_length_high = addr_length_high;
186	mp_add_mpe_entry(mc, (struct mp_ext_config *)mpe);
187	}
188
189	void mp_write_bus_hierarchy(struct mp_config_table *mc,
190	int busid, int bus_info, int parent_busid)
191	{
192	struct mp_ext_bus_hierarchy *mpe;
193
194	mpe = (struct mp_ext_bus_hierarchy *)mp_next_mpe_entry(mc);
195	mpe->mpe_type = MPE_BUS_HIERARCHY;
196	mpe->mpe_length = sizeof(*mpe);
197	mpe->mpe_busid = busid;
198	mpe->mpe_bus_info = bus_info;
199	mpe->mpe_parent_busid = parent_busid;
200	mpe->reserved[0] = 0;
201	mpe->reserved[1] = 0;
202	mpe->reserved[2] = 0;
203	mp_add_mpe_entry(mc, (struct mp_ext_config *)mpe);
204	}
205
206	void mp_write_compat_address_space(struct mp_config_table *mc, int busid,
207	int addr_modifier, u32 range_list)
208	{
209	struct mp_ext_compat_address_space *mpe;
210
211	mpe = (struct mp_ext_compat_address_space *)mp_next_mpe_entry(mc);
212	mpe->mpe_type = MPE_COMPAT_ADDRESS_SPACE;
213	mpe->mpe_length = sizeof(*mpe);
214	mpe->mpe_busid = busid;
215	mpe->mpe_addr_modifier = addr_modifier;
216	mpe->mpe_range_list = range_list;
217	mp_add_mpe_entry(mc, (struct mp_ext_config *)mpe);
218	}
219
220	u32 mptable_finalize(struct mp_config_table *mc)
221	{
e71ffd09	222	ulong end;
7f5df8d4 BM	223
	224	mc->mpe_checksum = table_compute_checksum((void *)mp_next_mpc_entry(mc),
	225	mc->mpe_length);
	226	mc->mpc_checksum = table_compute_checksum(mc, mc->mpc_length);
	227	end = mp_next_mpe_entry(mc);
	228
e71ffd09	229	debug("Write the MP table at: %lx - %lx\n", (ulong)mc, end);
7f5df8d4 BM	230
	231	return end;
	232	}
07545d86 BM	233
	234	static void mptable_add_isa_interrupts(struct mp_config_table *mc, int bus_isa,
	235	int apicid, int external_int2)
	236	{
	237	int i;
	238
	239	mp_write_intsrc(mc, external_int2 ? MP_INT : MP_EXTINT,
	240	MP_IRQ_TRIGGER_EDGE \| MP_IRQ_POLARITY_HIGH,
	241	bus_isa, 0, apicid, 0);
	242	mp_write_intsrc(mc, MP_INT, MP_IRQ_TRIGGER_EDGE \| MP_IRQ_POLARITY_HIGH,
	243	bus_isa, 1, apicid, 1);
	244	mp_write_intsrc(mc, external_int2 ? MP_EXTINT : MP_INT,
	245	MP_IRQ_TRIGGER_EDGE \| MP_IRQ_POLARITY_HIGH,
	246	bus_isa, 0, apicid, 2);
	247
53832bb8 BM	248	for (i = 3; i < 16; i++) {
	249	/*
	250	* Do not write ISA interrupt entry if it is already occupied
	251	* by the platform devices.
	252	*/
	253	if (isa_irq_occupied[i])
	254	continue;
	255
07545d86 BM	256	mp_write_intsrc(mc, MP_INT,
	257	MP_IRQ_TRIGGER_EDGE \| MP_IRQ_POLARITY_HIGH,
	258	bus_isa, i, apicid, i);
53832bb8	259	}
07545d86 BM	260	}
	261
	262	/*
	263	* Check duplicated I/O interrupt assignment table entry, to make sure
	264	* there is only one entry with the given bus, device and interrupt pin.
	265	*/
	266	static bool check_dup_entry(struct mpc_config_intsrc *intsrc_base,
	267	int entry_num, int bus, int device, int pin)
	268	{
	269	struct mpc_config_intsrc *intsrc = intsrc_base;
	270	int i;
	271
	272	for (i = 0; i < entry_num; i++) {
	273	if (intsrc->mpc_srcbus == bus &&
	274	intsrc->mpc_srcbusirq == ((device << 2) \| (pin - 1)))
	275	break;
	276	intsrc++;
	277	}
	278
	279	return (i == entry_num) ? false : true;
	280	}
	281
abab9128 BM	282	/* TODO: move this to driver model */
	283	__weak int mp_determine_pci_dstirq(int bus, int dev, int func, int pirq)
	284	{
	285	/* PIRQ[A-H] are connected to I/O APIC INTPIN#16-23 */
	286	return pirq + 16;
	287	}
	288
07545d86 BM	289	static int mptable_add_intsrc(struct mp_config_table *mc,
	290	int bus_isa, int apicid)
	291	{
	292	struct mpc_config_intsrc *intsrc_base;
	293	int intsrc_entries = 0;
	294	const void *blob = gd->fdt_blob;
b565d66d	295	struct udevice *dev;
07545d86 BM	296	int len, count;
07545d86 BM	297	const u32 *cell;
b565d66d	298	int i, ret;
07545d86	299
3f603cbb	300	ret = uclass_first_device_err(UCLASS_IRQ, &dev);
b565d66d	301	if (ret && ret != -ENODEV) {
07545d86	302	debug("%s: Cannot find irq router node\n", __func__);
b565d66d	303	return ret;
07545d86 BM	304	}
07545d86 BM	305
b565d66d	306	/* Get I/O interrupt information from device tree */
e160f7d4 SG	307	cell = fdt_getprop(blob, dev_of_offset(dev), "intel,pirq-routing",
e160f7d4 SG	308	&len);
07545d86 BM	309	if (!cell)
	310	return -ENOENT;
	311
	312	if ((len % sizeof(struct pirq_routing)) == 0)
	313	count = len / sizeof(struct pirq_routing);
	314	else
	315	return -EINVAL;
	316
	317	intsrc_base = (struct mpc_config_intsrc *)mp_next_mpc_entry(mc);
	318
	319	for (i = 0; i < count; i++) {
	320	struct pirq_routing pr;
abab9128 BM	321	int bus, dev, func;
abab9128 BM	322	int dstirq;
07545d86 BM	323
	324	pr.bdf = fdt_addr_to_cpu(cell[0]);
	325	pr.pin = fdt_addr_to_cpu(cell[1]);
	326	pr.pirq = fdt_addr_to_cpu(cell[2]);
abab9128 BM	327	bus = PCI_BUS(pr.bdf);
	328	dev = PCI_DEV(pr.bdf);
	329	func = PCI_FUNC(pr.bdf);
07545d86 BM	330
07545d86 BM	331	if (check_dup_entry(intsrc_base, intsrc_entries,
abab9128	332	bus, dev, pr.pin)) {
07545d86	333	debug("found entry for bus %d device %d INT%c, skipping\n",
abab9128	334	bus, dev, 'A' + pr.pin - 1);
07545d86 BM	335	cell += sizeof(struct pirq_routing) / sizeof(u32);
	336	continue;
	337	}
	338
abab9128	339	dstirq = mp_determine_pci_dstirq(bus, dev, func, pr.pirq);
53832bb8 BM	340	/*
	341	* For PIRQ which is connected to I/O APIC interrupt pin#0-15,
	342	* mark it as occupied so that we can skip it later.
	343	*/
	344	if (dstirq < 16)
	345	isa_irq_occupied[dstirq] = true;
abab9128 BM	346	mp_write_pci_intsrc(mc, MP_INT, bus, dev, pr.pin,
abab9128 BM	347	apicid, dstirq);
07545d86 BM	348	intsrc_entries++;
	349	cell += sizeof(struct pirq_routing) / sizeof(u32);
	350	}
	351
53832bb8 BM	352	/* Legacy Interrupts */
	353	debug("Writing ISA IRQs\n");
	354	mptable_add_isa_interrupts(mc, bus_isa, apicid, 0);
	355
07545d86 BM	356	return 0;
	357	}
	358
	359	static void mptable_add_lintsrc(struct mp_config_table *mc, int bus_isa)
	360	{
	361	mp_write_lintsrc(mc, MP_EXTINT,
	362	MP_IRQ_TRIGGER_EDGE \| MP_IRQ_POLARITY_HIGH,
	363	bus_isa, 0, MP_APIC_ALL, 0);
	364	mp_write_lintsrc(mc, MP_NMI,
	365	MP_IRQ_TRIGGER_EDGE \| MP_IRQ_POLARITY_HIGH,
	366	bus_isa, 0, MP_APIC_ALL, 1);
	367	}
	368
42fd8c19	369	ulong write_mp_table(ulong addr)
07545d86 BM	370	{
	371	struct mp_config_table *mc;
	372	int ioapic_id, ioapic_ver;
	373	int bus_isa = 0xff;
	374	int ret;
e71ffd09	375	ulong end;
07545d86 BM	376
	377	/* 16 byte align the table address */
	378	addr = ALIGN(addr, 16);
	379
	380	/* Write floating table */
	381	mc = mp_write_floating_table((struct mp_floating_table *)addr);
	382
	383	/* Write configuration table header */
	384	mp_config_table_init(mc);
	385
	386	/* Write processor entry */
	387	mp_write_processor(mc);
	388
	389	/* Write bus entry */
	390	mp_write_bus(mc, bus_isa, BUSTYPE_ISA);
	391
	392	/* Write I/O APIC entry */
	393	ioapic_id = io_apic_read(IO_APIC_ID) >> 24;
	394	ioapic_ver = io_apic_read(IO_APIC_VER) & 0xff;
	395	mp_write_ioapic(mc, ioapic_id, ioapic_ver, IO_APIC_ADDR);
	396
	397	/* Write I/O interrupt assignment entry */
	398	ret = mptable_add_intsrc(mc, bus_isa, ioapic_id);
	399	if (ret)
	400	debug("Failed to write I/O interrupt assignment table\n");
	401
	402	/* Write local interrupt assignment entry */
	403	mptable_add_lintsrc(mc, bus_isa);
	404
	405	/* Finalize the MP table */
	406	end = mptable_finalize(mc);
	407
	408	return end;
	409	}