preboot: Introduce CONFIG_USE_PREBOOT and migrate CONFIG_PREBOOT
[u-boot.git] / include / configs / uniphier.h
CommitLineData
83d290c5 1/* SPDX-License-Identifier: GPL-2.0+ */
5894ca00 2/*
e8a92932
MY
3 * Copyright (C) 2012-2015 Panasonic Corporation
4 * Copyright (C) 2015-2016 Socionext Inc.
5 * Author: Masahiro Yamada <yamada.masahiro@socionext.com>
5894ca00
MY
6 */
7
a187559e 8/* U-Boot - Common settings for UniPhier Family */
5894ca00
MY
9
10#ifndef __CONFIG_UNIPHIER_COMMON_H__
11#define __CONFIG_UNIPHIER_COMMON_H__
12
7ef5b1e7
MY
13#ifndef CONFIG_SPL_BUILD
14#include <config_distro_bootcmd.h>
15
16#ifdef CONFIG_CMD_MMC
17#define BOOT_TARGET_DEVICE_MMC(func) func(MMC, mmc, 0) func(MMC, mmc, 1)
18#else
19#define BOOT_TARGET_DEVICE_MMC(func)
20#endif
21
22#ifdef CONFIG_CMD_UBIFS
23#define BOOT_TARGET_DEVICE_UBIFS(func) func(UBIFS, ubifs, 0)
24#else
25#define BOOT_TARGET_DEVICE_UBIFS(func)
26#endif
27
28#ifdef CONFIG_CMD_USB
29#define BOOT_TARGET_DEVICE_USB(func) func(USB, usb, 0)
30#else
31#define BOOT_TARGET_DEVICE_USB(func)
32#endif
33
34#define BOOT_TARGET_DEVICES(func) \
35 BOOT_TARGET_DEVICE_MMC(func) \
36 BOOT_TARGET_DEVICE_UBIFS(func) \
37 BOOT_TARGET_DEVICE_USB(func)
38#else
39#define BOOTENV
40#endif
41
928f3248 42#define CONFIG_ARMV7_PSCI_1_0
e8a92932 43
5894ca00
MY
44/*-----------------------------------------------------------------------
45 * MMU and Cache Setting
46 *----------------------------------------------------------------------*/
47
48/* Comment out the following to enable L1 cache */
49/* #define CONFIG_SYS_ICACHE_OFF */
50/* #define CONFIG_SYS_DCACHE_OFF */
51
5894ca00
MY
52#define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
53
54#define CONFIG_TIMESTAMP
55
56/* FLASH related */
5894ca00 57
5894ca00
MY
58#define CONFIG_SYS_MAX_FLASH_SECT 256
59#define CONFIG_SYS_MONITOR_BASE 0
1a4bd3a0 60#define CONFIG_SYS_MONITOR_LEN 0x000d0000 /* 832KB */
5894ca00
MY
61#define CONFIG_SYS_FLASH_BASE 0
62
63/*
66deb91e 64 * flash_toggle does not work for our support card.
5894ca00
MY
65 * We need to use flash_status_poll.
66 */
67#define CONFIG_SYS_CFI_FLASH_STATUS_POLL
68
69#define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
70
9879842c 71#define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 1
5894ca00
MY
72
73/* serial console configuration */
5894ca00 74
5894ca00 75#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
5894ca00
MY
76/* Boot Argument Buffer Size */
77#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
78
0b93e3de 79#define CONFIG_ENV_OFFSET 0x100000
5894ca00 80#define CONFIG_ENV_SIZE 0x2000
5894ca00
MY
81/* #define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE) */
82
aa8a9348
MY
83#define CONFIG_SYS_MMC_ENV_DEV 0
84#define CONFIG_SYS_MMC_ENV_PART 1
85
ee8d037c 86#if !defined(CONFIG_ARM64)
5894ca00
MY
87/* Time clock 1MHz */
88#define CONFIG_SYS_TIMER_RATE 1000000
9d0c2ceb
MY
89#endif
90
5894ca00 91#define CONFIG_SYS_MAX_NAND_DEVICE 1
5894ca00 92#define CONFIG_SYS_NAND_ONFI_DETECTION
5894ca00
MY
93#define CONFIG_SYS_NAND_REGS_BASE 0x68100000
94#define CONFIG_SYS_NAND_DATA_BASE 0x68000000
5894ca00
MY
95#define CONFIG_SYS_NAND_BAD_BLOCK_POS 0
96
4aceb3f8 97/* SD/MMC */
a55d9fee 98#define CONFIG_SUPPORT_EMMC_BOOT
4aceb3f8 99
5894ca00
MY
100/* memtest works on */
101#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
102#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_SDRAM_BASE + 0x01000000)
103
5894ca00
MY
104/*
105 * Network Configuration
106 */
5894ca00
MY
107#define CONFIG_SERVERIP 192.168.11.1
108#define CONFIG_IPADDR 192.168.11.10
109#define CONFIG_GATEWAYIP 192.168.11.1
110#define CONFIG_NETMASK 255.255.255.0
111
27fbdcde 112#define CONFIG_LOADADDR 0x85000000
5894ca00 113#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
571e050b 114#define CONFIG_SYS_BOOTM_LEN (32 << 20)
5894ca00 115
ee8d037c 116#if defined(CONFIG_ARM64)
b7b43036
MY
117/* ARM Trusted Firmware */
118#define BOOT_IMAGES \
7728f0c6 119 "second_image=unph_bl.bin\0" \
b7b43036
MY
120 "third_image=fip.bin\0"
121#else
122#define BOOT_IMAGES \
123 "second_image=u-boot-spl.bin\0" \
124 "third_image=u-boot.bin\0"
125#endif
126
5894ca00
MY
127#define CONFIG_ROOTPATH "/nfs/root/path"
128#define CONFIG_NFSBOOTCOMMAND \
129 "setenv bootargs $bootargs root=/dev/nfs rw " \
130 "nfsroot=$serverip:$rootpath " \
131 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off;" \
d566f754 132 "run __nfsboot"
5894ca00 133
421376ae
MY
134#ifdef CONFIG_FIT
135#define CONFIG_BOOTFILE "fitImage"
136#define LINUXBOOT_ENV_SETTINGS \
7ef5b1e7
MY
137 "kernel_addr_r=0x85100000\0" \
138 "tftpboot=tftpboot $kernel_addr_r $bootfile &&" \
139 "bootm $kernel_addr_r\0" \
d566f754 140 "__nfsboot=run tftpboot\0"
421376ae 141#else
9d0c2ceb 142#ifdef CONFIG_ARM64
7ef5b1e7 143#define CONFIG_BOOTFILE "Image"
9d0c2ceb 144#define LINUXBOOT_CMD "booti"
edee114a 145#define KERNEL_ADDR_R "kernel_addr_r=0x82080000\0"
9d0c2ceb 146#else
89835b35 147#define CONFIG_BOOTFILE "zImage"
9d0c2ceb
MY
148#define LINUXBOOT_CMD "bootz"
149#define KERNEL_ADDR_R "kernel_addr_r=0x80208000\0"
9d0c2ceb 150#endif
421376ae 151#define LINUXBOOT_ENV_SETTINGS \
27fbdcde 152 "fdt_addr_r=0x85100000\0" \
9d0c2ceb 153 KERNEL_ADDR_R \
27fbdcde 154 "ramdisk_addr_r=0x86000000\0" \
7ef5b1e7 155 "ramdisk_file=rootfs.cpio.gz\0" \
99b85170 156 "boot_common=setexpr bootm_low $kernel_addr_r '&' fe000000 && " \
9d0c2ceb 157 LINUXBOOT_CMD " $kernel_addr_r $ramdisk_addr_r $fdt_addr_r\0" \
7ef5b1e7 158 "tftpboot=tftpboot $kernel_addr_r $bootfile && " \
8c09f1f4 159 "tftpboot $fdt_addr_r $fdtfile &&" \
7ef5b1e7
MY
160 "tftpboot $ramdisk_addr_r $ramdisk_file &&" \
161 "setenv ramdisk_addr_r $ramdisk_addr_r:$filesize &&" \
d566f754 162 "run boot_common\0" \
99b85170 163 "__nfsboot=tftpboot $kernel_addr_load $bootfile && " \
8c09f1f4 164 "tftpboot $fdt_addr_r $fdtfile &&" \
d566f754 165 "setenv ramdisk_addr_r - &&" \
cd5d9565 166 "run boot_common\0"
421376ae
MY
167#endif
168
169#define CONFIG_EXTRA_ENV_SETTINGS \
170 "netdev=eth0\0" \
c0df1faf 171 "initrd_high=0xffffffffffffffff\0" \
9f9edb6f 172 "script=boot.scr\0" \
7ef5b1e7 173 "scriptaddr=0x85000000\0" \
90a6e929 174 "nor_base=0x42000000\0" \
6bc50a8f
MY
175 "emmcboot=mmcsetn && run bootcmd_mmc${mmc_first_dev}\0" \
176 "nandboot=run bootcmd_ubifs0\0" \
177 "norboot=run tftpboot\0" \
178 "usbboot=run bootcmd_usb0\0" \
9f9edb6f
MY
179 "emmcscript=setenv devtype mmc && " \
180 "mmcsetn && " \
181 "setenv devnum ${mmc_first_dev} && " \
182 "run loadscript_fat\0" \
183 "nandscript=echo Running ${script} from ubi ... && " \
184 "ubi part UBI && " \
185 "ubifsmount ubi0:boot && " \
186 "ubifsload ${loadaddr} ${script} && " \
187 "source\0" \
188 "norscript=echo Running ${script} from tftp ... && " \
189 "tftpboot ${script} &&" \
190 "source\0" \
191 "usbscript=usb start && " \
192 "setenv devtype usb && " \
193 "setenv devnum 0 && " \
194 "run loadscript_fat\0" \
195 "loadscript_fat=echo Running ${script} from ${devtype}${devnum} ... && " \
196 "load ${devtype} ${devnum}:1 ${loadaddr} ${script} && " \
197 "source\0" \
61a4f5bd 198 "sramupdate=setexpr tmp_addr $nor_base + 0x50000 &&" \
b7b43036 199 "tftpboot $tmp_addr $second_image && " \
c0efc314 200 "setexpr tmp_addr $nor_base + 0x70000 && " \
b7b43036 201 "tftpboot $tmp_addr $third_image\0" \
c231c436 202 "emmcupdate=mmcsetn &&" \
fbe73dc8 203 "mmc dev $mmc_first_dev &&" \
c231c436 204 "mmc partconf $mmc_first_dev 0 1 1 &&" \
b7b43036 205 "tftpboot $second_image && " \
c0efc314 206 "mmc write $loadaddr 0 100 && " \
b7b43036 207 "tftpboot $third_image && " \
34be3479 208 "mmc write $loadaddr 100 f00\0" \
421376ae 209 "nandupdate=nand erase 0 0x00100000 &&" \
b7b43036 210 "tftpboot $second_image && " \
c0efc314 211 "nand write $loadaddr 0 0x00020000 && " \
b7b43036 212 "tftpboot $third_image && " \
34be3479 213 "nand write $loadaddr 0x00020000 0x001e0000\0" \
8d3064d9
MY
214 "usbupdate=usb start &&" \
215 "tftpboot $second_image && " \
216 "usb write $loadaddr 0 100 && " \
217 "tftpboot $third_image && " \
34be3479 218 "usb write $loadaddr 100 f00\0" \
b7b43036 219 BOOT_IMAGES \
7ef5b1e7
MY
220 LINUXBOOT_ENV_SETTINGS \
221 BOOTENV
5894ca00 222
17bd4a21
MY
223#define CONFIG_SYS_BOOTMAPSZ 0x20000000
224
cf88affa 225#define CONFIG_SYS_SDRAM_BASE 0x80000000
5894ca00 226
3e0cfaa0
MY
227#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_TEXT_BASE)
228
229/* only for SPL */
00aa453e 230#if defined(CONFIG_ARCH_UNIPHIER_LD4) || \
ea65c980 231 defined(CONFIG_ARCH_UNIPHIER_SLD8)
f5d0b9b2 232#define CONFIG_SPL_TEXT_BASE 0x00040000
323d1f9d 233#else
f5d0b9b2
MY
234#define CONFIG_SPL_TEXT_BASE 0x00100000
235#endif
236
3ce5b1a8 237#define CONFIG_SPL_STACK (0x00200000)
a286039b 238
c0efc314 239#define CONFIG_SYS_NAND_U_BOOT_OFFS 0x20000
cbbc2d80 240
d085ecd6 241/* subtract sizeof(struct image_header) */
1a4bd3a0 242#define CONFIG_SYS_UBOOT_BASE (0x130000 - 0x40)
5894ca00 243
d085ecd6 244#define CONFIG_SPL_TARGET "u-boot-with-spl.bin"
6a3cffe8 245#define CONFIG_SPL_MAX_FOOTPRINT 0x10000
86c3345a 246#define CONFIG_SPL_MAX_SIZE 0x10000
9d0c2ceb 247#define CONFIG_SPL_BSS_MAX_SIZE 0x2000
6a3cffe8 248
c0efc314
MY
249#define CONFIG_SPL_PAD_TO 0x20000
250
5894ca00 251#endif /* __CONFIG_UNIPHIER_COMMON_H__ */
This page took 0.588122 seconds and 4 git commands to generate.