]> Git Repo - u-boot.git/blame - include/configs/zmx25.h
Convert CONFIG_SYS_LOAD_ADDR to Kconfig
[u-boot.git] / include / configs / zmx25.h
CommitLineData
83d290c5 1/* SPDX-License-Identifier: GPL-2.0+ */
39f0023e
MW
2/*
3 * (c) 2011 Graf-Syteco, Matthias Weisser
4 * <[email protected]>
5 *
6 * Configuation settings for the zmx25 board
39f0023e
MW
7 */
8
9#ifndef __CONFIG_H
10#define __CONFIG_H
11
3dae5b51
RH
12#include <asm/arch/imx-regs.h>
13
3dae5b51
RH
14#define CONFIG_SYS_TIMER_RATE 32768
15#define CONFIG_SYS_TIMER_COUNTER \
16 (&((struct gpt_regs *)IMX_GPT1_BASE)->counter)
17
94ba26f2 18#define CONFIG_MACH_TYPE MACH_TYPE_ZMX25
39f0023e
MW
19/*
20 * Environment settings
21 */
22#define CONFIG_EXTRA_ENV_SETTINGS \
23 "gs_fast_boot=setenv bootdelay 5\0" \
24 "gs_slow_boot=setenv bootdelay 10\0" \
25 "bootcmd=dcache off; mw.l 0x81000000 0 1024; usb start;" \
26 "fatls usb 0; fatload usb 0 0x81000000 zmx25-init.bin;" \
27 "bootm 0x81000000; bootelf 0x81000000\0"
28
29#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
30#define CONFIG_SETUP_MEMORY_TAGS
31#define CONFIG_INITRD_TAG
39f0023e 32
39f0023e
MW
33/*
34 * Hardware drivers
35 */
36
39f0023e
MW
37/*
38 * Serial
39 */
40f6fffe 40#define CONFIG_MXC_UART_BASE UART2_BASE
39f0023e
MW
41
42/*
43 * Ethernet
44 */
45#define CONFIG_FEC_MXC
46#define CONFIG_FEC_MXC_PHYADDR 0x00
39f0023e
MW
47
48/*
49 * BOOTP options
50 */
51#define CONFIG_BOOTP_BOOTFILESIZE
39f0023e 52
39f0023e
MW
53/*
54 * USB
55 */
56#ifdef CONFIG_CMD_USB
39f0023e
MW
57#define CONFIG_USB_EHCI_MXC
58#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
9fa3d093
BT
59#define CONFIG_MXC_USB_PORT 1
60#define CONFIG_MXC_USB_PORTSC MXC_EHCI_MODE_SERIAL
61#define CONFIG_MXC_USB_FLAGS (MXC_EHCI_INTERNAL_PHY | MXC_EHCI_IPPUE_DOWN)
39f0023e 62#define CONFIG_EHCI_IS_TDI
39f0023e
MW
63#endif /* CONFIG_CMD_USB */
64
65/* SDRAM */
39f0023e
MW
66#define PHYS_SDRAM 0x80000000 /* start address of LPDDRRAM */
67#define PHYS_SDRAM_SIZE 0x04000000 /* 64 megs */
68
69#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
70#define CONFIG_SYS_INIT_SP_ADDR 0x78020000 /* end of internal SRAM */
71
72/*
73 * FLASH and environment organization
74 */
75#define CONFIG_SYS_FLASH_BASE 0xA0000000
76#define CONFIG_SYS_MAX_FLASH_BANKS 1
77#define CONFIG_SYS_MAX_FLASH_SECT 256
78
39f0023e
MW
79/*
80 * CFI FLASH driver setup
81 */
39f0023e 82
39f0023e
MW
83
84/*
85 * Size of malloc() pool
86 */
87#define CONFIG_SYS_MALLOC_LEN (0x400000 - 0x8000)
39f0023e
MW
88
89#endif /* __CONFIG_H */
This page took 0.755917 seconds and 4 git commands to generate.