]> Git Repo - u-boot.git/blame - include/configs/imx8mq_evk.h
Convert CONFIG_SYS_MONITOR_LEN to Kconfig
[u-boot.git] / include / configs / imx8mq_evk.h
CommitLineData
86ac7a9a
PF
1/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Copyright 2018 NXP
4 */
5
6#ifndef __IMX8M_EVK_H
7#define __IMX8M_EVK_H
8
9#include <linux/sizes.h>
1af3c7f4 10#include <linux/stringify.h>
86ac7a9a
PF
11#include <asm/arch/imx-regs.h>
12
86ac7a9a
PF
13#ifdef CONFIG_SPL_BUILD
14/*#define CONFIG_ENABLE_DDR_TRAINING_DEBUG*/
86ac7a9a 15#define CONFIG_SYS_SPL_PTE_RAM_BASE 0x41580000
86ac7a9a
PF
16
17/* malloc f used before GD_FLG_FULL_MALLOC_INIT set */
18#define CONFIG_MALLOC_F_ADDR 0x182000
19/* For RAW image gives a error info not panic */
86ac7a9a 20
86ac7a9a
PF
21#define CONFIG_POWER_PFUZE100
22#define CONFIG_POWER_PFUZE100_I2C_ADDR 0x08
23#endif
24
86ac7a9a
PF
25/* ENET Config */
26/* ENET1 */
27#if defined(CONFIG_CMD_NET)
86ac7a9a 28#define CONFIG_FEC_MXC_PHYADDR 0
86ac7a9a
PF
29#endif
30
5b3c76e8
AG
31#define BOOT_TARGET_DEVICES(func) \
32 func(MMC, mmc, 0) \
33 func(MMC, mmc, 1) \
34 func(DHCP, dhcp, na)
35
36#include <config_distro_bootcmd.h>
5b3c76e8 37
86ac7a9a
PF
38/* Initial environment variables */
39#define CONFIG_EXTRA_ENV_SETTINGS \
5b3c76e8 40 BOOTENV \
efaf9a2b
AZ
41 "scriptaddr=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
42 "kernel_addr_r=" __stringify(CONFIG_SYS_LOAD_ADDR) "\0" \
86ac7a9a 43 "image=Image\0" \
502f3ca0 44 "console=ttymxc0,115200\0" \
efaf9a2b 45 "fdt_addr_r=0x43000000\0" \
86ac7a9a 46 "boot_fdt=try\0" \
efaf9a2b 47 "fdtfile=imx8mq-evk.dtb\0" \
86ac7a9a 48 "initrd_addr=0x43800000\0" \
acbc1d86 49 "bootm_size=0x10000000\0" \
de35b8f9 50 "mmcpart=1\0" \
adfaa428 51 "mmcroot=/dev/mmcblk1p2 rootwait rw\0" \
86ac7a9a
PF
52
53/* Link Definitions */
86ac7a9a
PF
54
55#define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
56#define CONFIG_SYS_INIT_RAM_SIZE 0x80000
86ac7a9a 57
86ac7a9a 58
86ac7a9a
PF
59#define CONFIG_SYS_SDRAM_BASE 0x40000000
60#define PHYS_SDRAM 0x40000000
61#define PHYS_SDRAM_SIZE 0xC0000000 /* 3GB DDR */
62
52b6b480 63#define CONFIG_MXC_UART_BASE UART_BASE_ADDR(1)
86ac7a9a 64
86ac7a9a
PF
65#define CONFIG_SYS_FSL_USDHC_NUM 2
66#define CONFIG_SYS_FSL_ESDHC_ADDR 0
67
86ac7a9a 68#endif
This page took 0.25623 seconds and 4 git commands to generate.