]> Git Repo - qemu.git/commit - hw/net/xilinx_axienet.c
projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: b925965) | patch
net: xilinx_axienet.c: Add phy soft reset bit clearing
authorNathan Rossi <[email protected]>
Wed, 9 Apr 2014 01:52:39 +0000 (18:52 -0700)
committerStefan Hajnoczi <[email protected]>
Fri, 25 Apr 2014 11:40:10 +0000 (13:40 +0200)
commitf663faac3e2e9d9134415f75d429ae30432e6038
tree74af6becd3675ca3f88aad100c07244da59600e7tree | snapshot
parentb925965294e8cf370a922ca0504c21877e748e70commit | diff
net: xilinx_axienet.c: Add phy soft reset bit clearing

Clear the BMCR Reset when writing to registers.

Signed-off-by: Nathan Rossi <[email protected]>
[ PC:
 * Trivial style fixes to commit message
]
Signed-off-by: Peter Crosthwaite <[email protected]>
Reviewed-by: Beniamino Galvani <[email protected]>
Reviewed-by: Edgar E. Iglesias <[email protected]>
Signed-off-by: Stefan Hajnoczi <[email protected]>
hw/net/xilinx_axienet.c diff | blob | blame | history
Empty description
This page took 0.024063 seconds and 4 git commands to generate.