]> Git Repo - qemu.git/commit - target/arm/cpu.h
projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 6baa963) | patch
target-arm: implement PD0/PD1 bits for TTBCR
authorFabian Aggeler <[email protected]>
Thu, 19 Jun 2014 17:06:24 +0000 (18:06 +0100)
committerPeter Maydell <[email protected]>
Thu, 19 Jun 2014 17:06:24 +0000 (18:06 +0100)
commite389be1673052b538534643165111725a79e5afd
treefbbc10c005058fbba47a8f5c62e9e5caa48751c7tree | snapshot
parent6baa963f4dcc211801608ebe1e0482b51653350ccommit | diff
target-arm: implement PD0/PD1 bits for TTBCR

Corrected handling of writes to TTBCR for ARMv8 (previously UNK/SBZP
bits are not RES0) and ARMv7 (new bits PD0/PD1 for CPUs with Security
Extensions).

Bits PD0/PD1 are now respected in get_phys_addr_v6/v5() and
get_level1_table_address.

Signed-off-by: Fabian Aggeler <[email protected]>
Message-id: 1402409556[email protected]
Signed-off-by: Peter Maydell <[email protected]>
target-arm/cpu.h diff | blob | blame | history
target-arm/helper.c diff | blob | blame | history
Empty description
This page took 0.024556 seconds and 4 git commands to generate.