]> Git Repo - qemu.git/commit
projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 16c6c80) | patch
xilinx_axienet: Implement R_IS behaviour
authorPeter Crosthwaite <[email protected]>
Wed, 5 Dec 2012 06:53:42 +0000 (16:53 +1000)
committerEdgar E. Iglesias <[email protected]>
Wed, 5 Dec 2012 08:20:36 +0000 (09:20 +0100)
commitd4d230da08918183929c7d6cb54824b391536904
tree20778c617d57e72f4988c12d7a7bc448108d8361tree | snapshot
parent16c6c80ac3a772b42a87b77dfdf0fdac7c607b0ecommit | diff
xilinx_axienet: Implement R_IS behaviour

The interrupt status register R_IS is the standard clear-on-write behaviour.
This was unimplemented and defaulting to updating the register to the written
value. Implemented clear-on-write.

Reported-by: Jason Wu <[email protected]>
Signed-off-by: Peter Crosthwaite <[email protected]>
Signed-off-by: Edgar E. Iglesias <[email protected]>
hw/xilinx_axienet.c diff | blob | blame | history
Empty description
This page took 0.025497 seconds and 4 git commands to generate.