]> Git Repo - qemu.git/commit
projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 86c9ab2) | patch
tcg/aarch64: Fix addsub2 for 0+C
authorRichard Henderson <[email protected]>
Wed, 7 Dec 2016 18:07:26 +0000 (10:07 -0800)
committerRichard Henderson <[email protected]>
Fri, 13 Jan 2017 19:46:27 +0000 (11:46 -0800)
commitb1eb20da625897244e9621dabcf63d899deca54d
tree0eaf0a879c2b0936228b8027402e590caebd6d15tree | snapshot
parent86c9ab277615af4e0389eb80a83073873ff96c86commit | diff
tcg/aarch64: Fix addsub2 for 0+C

When al == xzr, we cannot use addi/subi because that encodes xsp.
Force a zero into the temp register for that (rare) case.

Signed-off-by: Richard Henderson <[email protected]>
Message-Id: <20161207180727[email protected]>
tcg/aarch64/tcg-target.inc.c diff | blob | blame | history
Empty description
This page took 0.025918 seconds and 4 git commands to generate.