]> Git Repo - qemu.git/commit
target/riscv: vector single-width fractional multiply with rounding and saturation
authorLIU Zhiwei <[email protected]>
Wed, 1 Jul 2020 15:25:14 +0000 (23:25 +0800)
committerAlistair Francis <[email protected]>
Thu, 2 Jul 2020 16:19:33 +0000 (09:19 -0700)
commit9f0ff9e51480f8f1d2d7a62b11aa156fcdb4ef95
tree424976dfb66ad986c32c6d99c8b032353c50e0a8
parentb7aee4819206cbb7adfdb624d4f2fa9918c25d43
target/riscv: vector single-width fractional multiply with rounding and saturation

Signed-off-by: LIU Zhiwei <[email protected]>
Reviewed-by: Alistair Francis <[email protected]>
Reviewed-by: Richard Henderson <[email protected]>
Message-Id: <20200701152549[email protected]>
Signed-off-by: Alistair Francis <[email protected]>
target/riscv/helper.h
target/riscv/insn32.decode
target/riscv/insn_trans/trans_rvv.inc.c
target/riscv/vector_helper.c
This page took 0.024896 seconds and 4 git commands to generate.