]> Git Repo - qemu.git/commit - target/tricore/op_helper.c
target-tricore: add RR_DIV and RR_DIV_U instructions of the v1.6 ISA
authorBastian Koppelmann <[email protected]>
Mon, 11 May 2015 12:59:55 +0000 (14:59 +0200)
committerBastian Koppelmann <[email protected]>
Fri, 22 May 2015 15:02:34 +0000 (17:02 +0200)
commit9371557115a734412974f8d4096cbe8a62ca2731
tree7aedb471780d228438883c34b08fdc13084de5ea
parent0e045f43c45f675711c3f6836118dc7eabcc2411
target-tricore: add RR_DIV and RR_DIV_U instructions of the v1.6 ISA

Signed-off-by: Bastian Koppelmann <[email protected]>
Reviewed-by: Richard Henderson <[email protected]>
target-tricore/helper.h
target-tricore/op_helper.c
target-tricore/translate.c
target-tricore/tricore-opcodes.h
This page took 0.027006 seconds and 4 git commands to generate.