]> Git Repo - qemu.git/commit
RISC-V: Fixes to CSR_* register macros.
authorJim Wilson <[email protected]>
Fri, 15 Mar 2019 10:26:57 +0000 (03:26 -0700)
committerPalmer Dabbelt <[email protected]>
Tue, 19 Mar 2019 12:13:24 +0000 (05:13 -0700)
commit8e73df6aa3f2f0e5c26c03a94a88406616291815
tree52760acfd6aa2efd6843157d3d2fdea401b09214
parentc670970dc069ebaf941a786f0608fca701dcf7d0
RISC-V: Fixes to CSR_* register macros.

This adds some missing CSR_* register macros, and documents some as being
priv v1.9.1 specific.

Signed-off-by: Jim Wilson <[email protected]>
Reviewed-by: Alistair Francis <[email protected]>
Message-Id: <20190212230830[email protected]>
Signed-off-by: Palmer Dabbelt <[email protected]>
target/riscv/cpu_bits.h
This page took 0.022204 seconds and 4 git commands to generate.