]> Git Repo - qemu.git/commit
projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 373442e) | patch
sd: sdhci: mask transfer mode register value
authorPrasad J Pandit <[email protected]>
Tue, 28 Feb 2017 12:08:14 +0000 (12:08 +0000)
committerPeter Maydell <[email protected]>
Tue, 28 Feb 2017 12:08:14 +0000 (12:08 +0000)
commit8b20aefac4ee8874bb9c8826e4b30e1dc8cd7511
treea36c4b71c44afb871ffe1b87acea92e9d35f2eb9tree | snapshot
parent373442ea3a96249991cfad3fc0e83fca5f8558d5commit | diff
sd: sdhci: mask transfer mode register value

In SDHCI protocol, the transfer mode register is defined
to be of 6 bits. Mask its value with '0x0037' so that an
invalid value could not be assigned.

Signed-off-by: Prasad J Pandit <[email protected]>
Reviewed-by: Alistair Francis <[email protected]>
Message-id: 20170214185225[email protected]
Signed-off-by: Peter Maydell <[email protected]>
hw/sd/sdhci.c diff | blob | blame | history
Empty description
This page took 0.026437 seconds and 4 git commands to generate.