]> Git Repo - qemu.git/commit
target/avr: Add instruction translation - Arithmetic and Logic Instructions
authorMichael Rolnik <[email protected]>
Fri, 24 Jan 2020 00:51:10 +0000 (01:51 +0100)
committerPhilippe Mathieu-Daudé <[email protected]>
Sat, 11 Jul 2020 09:02:05 +0000 (11:02 +0200)
commit865f3bb9e16365a27efaf3e5b4787fd402764484
tree43fdc62a79113694185817afa7f616d65b322fd4
parente03feba0079472da577cd940adb43041a40ea337
target/avr: Add instruction translation - Arithmetic and Logic Instructions

This includes:
- ADD, ADC, ADIW
- SBIW, SUB, SUBI, SBC, SBCI
- AND, ANDI
- OR, ORI, EOR
- COM, NEG
- INC, DEC
- MUL, MULS, MULSU
- FMUL, FMULS, FMULSU
- DES

Signed-off-by: Michael Rolnik <[email protected]>
Signed-off-by: Richard Henderson <[email protected]>
Signed-off-by: Aleksandar Markovic <[email protected]>
Tested-by: Philippe Mathieu-Daudé <[email protected]>
Reviewed-by: Aleksandar Markovic <[email protected]>
Signed-off-by: Thomas Huth <[email protected]>
Message-Id: <20200705140315[email protected]>
[PMD: Added qemu_log_mask(LOG_UNIMP) in trans_DES()]
Signed-off-by: Philippe Mathieu-Daudé <[email protected]>
target/avr/insn.decode [new file with mode: 0644]
target/avr/translate.c
This page took 0.023239 seconds and 4 git commands to generate.