]> Git Repo - qemu.git/commit
target/avr: Add instruction translation - Bit and Bit-test Instructions
authorMichael Rolnik <[email protected]>
Fri, 24 Jan 2020 00:51:13 +0000 (01:51 +0100)
committerPhilippe Mathieu-Daudé <[email protected]>
Sat, 11 Jul 2020 09:02:05 +0000 (11:02 +0200)
commit5718cef05a0fe306646dd0481eb6ccf4fef3979e
tree96b88602f3de54c4fd5f9b3b60e3ff74161c23fb
parent9732b024f79217fbc685895791c4897d14096ef3
target/avr: Add instruction translation - Bit and Bit-test Instructions

This includes:
    - LSR, ROR
    - ASR
    - SWAP
    - SBI, CBI
    - BST, BLD
    - BSET, BCLR

Signed-off-by: Michael Rolnik <[email protected]>
Signed-off-by: Richard Henderson <[email protected]>
Signed-off-by: Aleksandar Markovic <[email protected]>
Tested-by: Philippe Mathieu-Daudé <[email protected]>
Reviewed-by: Aleksandar Markovic <[email protected]>
Signed-off-by: Thomas Huth <[email protected]>
Message-Id: <20200705140315[email protected]>
Signed-off-by: Philippe Mathieu-Daudé <[email protected]>
target/avr/insn.decode
target/avr/translate.c
This page took 0.024865 seconds and 4 git commands to generate.