]> Git Repo - qemu.git/commit
hw/riscv: sifive_u: Sort the SoC memmap table entries
authorBin Meng <[email protected]>
Tue, 16 Jun 2020 00:50:40 +0000 (17:50 -0700)
committerAlistair Francis <[email protected]>
Fri, 19 Jun 2020 15:25:27 +0000 (08:25 -0700)
commit49093916d37f663e86316ec54cb77d5515bb973f
treeb8bb02546172fbf903ebe552396ce649742e871f
parent17aad9f276953c1eaf0750faf4758fd2f5ebeb84
hw/riscv: sifive_u: Sort the SoC memmap table entries

Move the flash and DRAM to the end of the SoC memmap table.

Signed-off-by: Bin Meng <[email protected]>
Reviewed-by: Alistair Francis <[email protected]>
Message-id: 1592268641[email protected]
Message-Id: <1592268641[email protected]>
Signed-off-by: Alistair Francis <[email protected]>
hw/riscv/sifive_u.c
This page took 0.027374 seconds and 4 git commands to generate.