]> Git Repo - qemu.git/commit
target/riscv: machine: Add debug state description
authorBin Meng <[email protected]>
Thu, 21 Apr 2022 00:33:22 +0000 (08:33 +0800)
committerAlistair Francis <[email protected]>
Fri, 22 Apr 2022 00:35:16 +0000 (10:35 +1000)
commit38b4e781a4281ee4b2f3ef1bddb432f2ce6d5af6
treefc87222b3ea4d2fc4f30183b2b9db089708eef46
parentb6092544fcbe747c005db25c38d8081d281c79ad
target/riscv: machine: Add debug state description

Add a subsection to machine.c to migrate debug CSR state.

Signed-off-by: Bin Meng <[email protected]>
Reviewed-by: Alistair Francis <[email protected]>
Message-Id: <20220421003324.1134983[email protected]>
Signed-off-by: Alistair Francis <[email protected]>
target/riscv/machine.c
This page took 0.025834 seconds and 4 git commands to generate.