]> Git Repo - qemu.git/commit
projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 263273b) | patch
target/arm: Flush high bits of sve register after AdvSIMD ZIP/UZP/TRN
authorRichard Henderson <[email protected]>
Fri, 14 Feb 2020 19:46:42 +0000 (11:46 -0800)
committerPeter Maydell <[email protected]>
Fri, 21 Feb 2020 16:07:00 +0000 (16:07 +0000)
commit33649de62e40df0060a1c514574e4ef25c4e52e1
tree2a72c0d4034ff1791740617dd1e33da064a94bcetree | snapshot
parent263273bc988e677ebadeaf7d0e49f6792a112db5commit | diff
target/arm: Flush high bits of sve register after AdvSIMD ZIP/UZP/TRN

Writes to AdvSIMD registers flush the bits above 128.

Signed-off-by: Richard Henderson <[email protected]>
Message-id: 20200214194643[email protected]
Reviewed-by: Peter Maydell <[email protected]>
Signed-off-by: Peter Maydell <[email protected]>
target/arm/translate-a64.c diff | blob | blame | history
Empty description
This page took 0.024902 seconds and 4 git commands to generate.