projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 1c77c41) | patch
SiFive RISC-V PLIC Block
authorMichael Clark <mjc@sifive.com>
Fri, 2 Mar 2018 12:31:13 +0000 (01:31 +1300)
committerMichael Clark <mjc@sifive.com>
Tue, 6 Mar 2018 19:30:28 +0000 (08:30 +1300)
commit1e24429e40df81270012538851c75e30c53eec21
tree881413669a69d1342d1c2279215f97b4bd4b542ftree | snapshot
parent1c77c410b684e987b8c3cd2e02e0460c7e008778commit | diff
SiFive RISC-V PLIC Block

The PLIC (Platform Level Interrupt Controller) device provides a
parameterizable interrupt controller based on SiFive's PLIC specification.

Acked-by: Richard Henderson <richard.henderson@linaro.org>
Signed-off-by: Stefan O'Rear <sorear2@gmail.com>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
Signed-off-by: Michael Clark <mjc@sifive.com>
hw/riscv/sifive_plic.c [new file with mode: 0644] blob
include/hw/riscv/sifive_plic.h [new file with mode: 0644] blob
Empty description
This page took 0.026319 seconds and 4 git commands to generate.