]> Git Repo - qemu.git/commit
projects / qemu.git / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: d6be7a3) | patch
target/riscv: rvv-1.0: integer comparison instructions
authorFrank Chang <[email protected]>
Fri, 10 Dec 2021 07:56:33 +0000 (15:56 +0800)
committerAlistair Francis <[email protected]>
Mon, 20 Dec 2021 04:51:36 +0000 (14:51 +1000)
commit063f8bbca05d859461809c68319517fe711e7bd8
treed36ae1e2ef35957121281e3ce99d1cd4f8abb6cetree | snapshot
parentd6be7a35041b010f3bb01197bd7ff06258f70a7fcommit | diff
target/riscv: rvv-1.0: integer comparison instructions

* Sign-extend vmselu.vi and vmsgtu.vi immediate values.
* Remove "set tail elements to zeros" as tail elements can be unchanged
  for either VTA to have undisturbed or agnostic setting.

Signed-off-by: Frank Chang <[email protected]>
Reviewed-by: Richard Henderson <[email protected]>
Message-Id: <20211210075704[email protected]>
Signed-off-by: Alistair Francis <[email protected]>
target/riscv/insn_trans/trans_rvv.c.inc diff | blob | blame | history
target/riscv/vector_helper.c diff | blob | blame | history
Empty description
This page took 0.0305260000000001 seconds and 4 git commands to generate.