]> Git Repo - qemu.git/blame_incremental - tcg/tcg-op-gvec.h
projects / qemu.git / blame_incremental
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (non-incremental) | history | HEAD
Merge remote-tracking branch 'remotes/mst/tags/for_upstream' into staging
[qemu.git] / tcg / tcg-op-gvec.h
... / ...
CommitLineData
1/*
2 * Generic vector operation expansion
3 *
4 * Copyright (c) 2018 Linaro
5 *
6 * This library is free software; you can redistribute it and/or
7 * modify it under the terms of the GNU Lesser General Public
8 * License as published by the Free Software Foundation; either
9 * version 2.1 of the License, or (at your option) any later version.
10 *
11 * This library is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
14 * Lesser General Public License for more details.
15 *
16 * You should have received a copy of the GNU Lesser General Public
17 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
18 */
19
20/*
21 * "Generic" vectors. All operands are given as offsets from ENV,
22 * and therefore cannot also be allocated via tcg_global_mem_new_*.
23 * OPRSZ is the byte size of the vector upon which the operation is performed.
24 * MAXSZ is the byte size of the full vector; bytes beyond OPSZ are cleared.
25 *
26 * All sizes must be 8 or any multiple of 16.
27 * When OPRSZ is 8, the alignment may be 8, otherwise must be 16.
28 * Operands may completely, but not partially, overlap.
29 */
30
31/* Expand a call to a gvec-style helper, with pointers to two vector
32 operands, and a descriptor (see tcg-gvec-desc.h). */
33typedef void gen_helper_gvec_2(TCGv_ptr, TCGv_ptr, TCGv_i32);
34void tcg_gen_gvec_2_ool(uint32_t dofs, uint32_t aofs,
35 uint32_t oprsz, uint32_t maxsz, int32_t data,
36 gen_helper_gvec_2 *fn);
37
38/* Similarly, passing an extra data value. */
39typedef void gen_helper_gvec_2i(TCGv_ptr, TCGv_ptr, TCGv_i64, TCGv_i32);
40void tcg_gen_gvec_2i_ool(uint32_t dofs, uint32_t aofs, TCGv_i64 c,
41 uint32_t oprsz, uint32_t maxsz, int32_t data,
42 gen_helper_gvec_2i *fn);
43
44/* Similarly, passing an extra pointer (e.g. env or float_status). */
45typedef void gen_helper_gvec_2_ptr(TCGv_ptr, TCGv_ptr, TCGv_ptr, TCGv_i32);
46void tcg_gen_gvec_2_ptr(uint32_t dofs, uint32_t aofs,
47 TCGv_ptr ptr, uint32_t oprsz, uint32_t maxsz,
48 int32_t data, gen_helper_gvec_2_ptr *fn);
49
50/* Similarly, with three vector operands. */
51typedef void gen_helper_gvec_3(TCGv_ptr, TCGv_ptr, TCGv_ptr, TCGv_i32);
52void tcg_gen_gvec_3_ool(uint32_t dofs, uint32_t aofs, uint32_t bofs,
53 uint32_t oprsz, uint32_t maxsz, int32_t data,
54 gen_helper_gvec_3 *fn);
55
56/* Similarly, with four vector operands. */
57typedef void gen_helper_gvec_4(TCGv_ptr, TCGv_ptr, TCGv_ptr,
58 TCGv_ptr, TCGv_i32);
59void tcg_gen_gvec_4_ool(uint32_t dofs, uint32_t aofs, uint32_t bofs,
60 uint32_t cofs, uint32_t oprsz, uint32_t maxsz,
61 int32_t data, gen_helper_gvec_4 *fn);
62
63/* Similarly, with five vector operands. */
64typedef void gen_helper_gvec_5(TCGv_ptr, TCGv_ptr, TCGv_ptr, TCGv_ptr,
65 TCGv_ptr, TCGv_i32);
66void tcg_gen_gvec_5_ool(uint32_t dofs, uint32_t aofs, uint32_t bofs,
67 uint32_t cofs, uint32_t xofs, uint32_t oprsz,
68 uint32_t maxsz, int32_t data, gen_helper_gvec_5 *fn);
69
70typedef void gen_helper_gvec_3_ptr(TCGv_ptr, TCGv_ptr, TCGv_ptr,
71 TCGv_ptr, TCGv_i32);
72void tcg_gen_gvec_3_ptr(uint32_t dofs, uint32_t aofs, uint32_t bofs,
73 TCGv_ptr ptr, uint32_t oprsz, uint32_t maxsz,
74 int32_t data, gen_helper_gvec_3_ptr *fn);
75
76typedef void gen_helper_gvec_4_ptr(TCGv_ptr, TCGv_ptr, TCGv_ptr,
77 TCGv_ptr, TCGv_ptr, TCGv_i32);
78void tcg_gen_gvec_4_ptr(uint32_t dofs, uint32_t aofs, uint32_t bofs,
79 uint32_t cofs, TCGv_ptr ptr, uint32_t oprsz,
80 uint32_t maxsz, int32_t data,
81 gen_helper_gvec_4_ptr *fn);
82
83/* Expand a gvec operation. Either inline or out-of-line depending on
84 the actual vector size and the operations supported by the host. */
85typedef struct {
86 /* Expand inline as a 64-bit or 32-bit integer.
87 Only one of these will be non-NULL. */
88 void (*fni8)(TCGv_i64, TCGv_i64);
89 void (*fni4)(TCGv_i32, TCGv_i32);
90 /* Expand inline with a host vector type. */
91 void (*fniv)(unsigned, TCGv_vec, TCGv_vec);
92 /* Expand out-of-line helper w/descriptor. */
93 gen_helper_gvec_2 *fno;
94 /* The opcode, if any, to which this corresponds. */
95 TCGOpcode opc;
96 /* The data argument to the out-of-line helper. */
97 int32_t data;
98 /* The vector element size, if applicable. */
99 uint8_t vece;
100 /* Prefer i64 to v64. */
101 bool prefer_i64;
102} GVecGen2;
103
104typedef struct {
105 /* Expand inline as a 64-bit or 32-bit integer.
106 Only one of these will be non-NULL. */
107 void (*fni8)(TCGv_i64, TCGv_i64, int64_t);
108 void (*fni4)(TCGv_i32, TCGv_i32, int32_t);
109 /* Expand inline with a host vector type. */
110 void (*fniv)(unsigned, TCGv_vec, TCGv_vec, int64_t);
111 /* Expand out-of-line helper w/descriptor, data in descriptor. */
112 gen_helper_gvec_2 *fno;
113 /* Expand out-of-line helper w/descriptor, data as argument. */
114 gen_helper_gvec_2i *fnoi;
115 /* The opcode, if any, to which this corresponds. */
116 TCGOpcode opc;
117 /* The vector element size, if applicable. */
118 uint8_t vece;
119 /* Prefer i64 to v64. */
120 bool prefer_i64;
121 /* Load dest as a 3rd source operand. */
122 bool load_dest;
123} GVecGen2i;
124
125typedef struct {
126 /* Expand inline as a 64-bit or 32-bit integer.
127 Only one of these will be non-NULL. */
128 void (*fni8)(TCGv_i64, TCGv_i64, TCGv_i64);
129 void (*fni4)(TCGv_i32, TCGv_i32, TCGv_i32);
130 /* Expand inline with a host vector type. */
131 void (*fniv)(unsigned, TCGv_vec, TCGv_vec, TCGv_vec);
132 /* Expand out-of-line helper w/descriptor. */
133 gen_helper_gvec_2i *fno;
134 /* The opcode, if any, to which this corresponds. */
135 TCGOpcode opc;
136 /* The data argument to the out-of-line helper. */
137 uint32_t data;
138 /* The vector element size, if applicable. */
139 uint8_t vece;
140 /* Prefer i64 to v64. */
141 bool prefer_i64;
142 /* Load scalar as 1st source operand. */
143 bool scalar_first;
144} GVecGen2s;
145
146typedef struct {
147 /* Expand inline as a 64-bit or 32-bit integer.
148 Only one of these will be non-NULL. */
149 void (*fni8)(TCGv_i64, TCGv_i64, TCGv_i64);
150 void (*fni4)(TCGv_i32, TCGv_i32, TCGv_i32);
151 /* Expand inline with a host vector type. */
152 void (*fniv)(unsigned, TCGv_vec, TCGv_vec, TCGv_vec);
153 /* Expand out-of-line helper w/descriptor. */
154 gen_helper_gvec_3 *fno;
155 /* The opcode, if any, to which this corresponds. */
156 TCGOpcode opc;
157 /* The data argument to the out-of-line helper. */
158 int32_t data;
159 /* The vector element size, if applicable. */
160 uint8_t vece;
161 /* Prefer i64 to v64. */
162 bool prefer_i64;
163 /* Load dest as a 3rd source operand. */
164 bool load_dest;
165} GVecGen3;
166
167typedef struct {
168 /* Expand inline as a 64-bit or 32-bit integer.
169 Only one of these will be non-NULL. */
170 void (*fni8)(TCGv_i64, TCGv_i64, TCGv_i64, TCGv_i64);
171 void (*fni4)(TCGv_i32, TCGv_i32, TCGv_i32, TCGv_i32);
172 /* Expand inline with a host vector type. */
173 void (*fniv)(unsigned, TCGv_vec, TCGv_vec, TCGv_vec, TCGv_vec);
174 /* Expand out-of-line helper w/descriptor. */
175 gen_helper_gvec_4 *fno;
176 /* The opcode, if any, to which this corresponds. */
177 TCGOpcode opc;
178 /* The data argument to the out-of-line helper. */
179 int32_t data;
180 /* The vector element size, if applicable. */
181 uint8_t vece;
182 /* Prefer i64 to v64. */
183 bool prefer_i64;
184 /* Write aofs as a 2nd dest operand. */
185 bool write_aofs;
186} GVecGen4;
187
188void tcg_gen_gvec_2(uint32_t dofs, uint32_t aofs,
189 uint32_t oprsz, uint32_t maxsz, const GVecGen2 *);
190void tcg_gen_gvec_2i(uint32_t dofs, uint32_t aofs, uint32_t oprsz,
191 uint32_t maxsz, int64_t c, const GVecGen2i *);
192void tcg_gen_gvec_2s(uint32_t dofs, uint32_t aofs, uint32_t oprsz,
193 uint32_t maxsz, TCGv_i64 c, const GVecGen2s *);
194void tcg_gen_gvec_3(uint32_t dofs, uint32_t aofs, uint32_t bofs,
195 uint32_t oprsz, uint32_t maxsz, const GVecGen3 *);
196void tcg_gen_gvec_4(uint32_t dofs, uint32_t aofs, uint32_t bofs, uint32_t cofs,
197 uint32_t oprsz, uint32_t maxsz, const GVecGen4 *);
198
199/* Expand a specific vector operation. */
200
201void tcg_gen_gvec_mov(unsigned vece, uint32_t dofs, uint32_t aofs,
202 uint32_t oprsz, uint32_t maxsz);
203void tcg_gen_gvec_not(unsigned vece, uint32_t dofs, uint32_t aofs,
204 uint32_t oprsz, uint32_t maxsz);
205void tcg_gen_gvec_neg(unsigned vece, uint32_t dofs, uint32_t aofs,
206 uint32_t oprsz, uint32_t maxsz);
207
208void tcg_gen_gvec_add(unsigned vece, uint32_t dofs, uint32_t aofs,
209 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
210void tcg_gen_gvec_sub(unsigned vece, uint32_t dofs, uint32_t aofs,
211 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
212void tcg_gen_gvec_mul(unsigned vece, uint32_t dofs, uint32_t aofs,
213 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
214
215void tcg_gen_gvec_addi(unsigned vece, uint32_t dofs, uint32_t aofs,
216 int64_t c, uint32_t oprsz, uint32_t maxsz);
217void tcg_gen_gvec_muli(unsigned vece, uint32_t dofs, uint32_t aofs,
218 int64_t c, uint32_t oprsz, uint32_t maxsz);
219
220void tcg_gen_gvec_adds(unsigned vece, uint32_t dofs, uint32_t aofs,
221 TCGv_i64 c, uint32_t oprsz, uint32_t maxsz);
222void tcg_gen_gvec_subs(unsigned vece, uint32_t dofs, uint32_t aofs,
223 TCGv_i64 c, uint32_t oprsz, uint32_t maxsz);
224void tcg_gen_gvec_muls(unsigned vece, uint32_t dofs, uint32_t aofs,
225 TCGv_i64 c, uint32_t oprsz, uint32_t maxsz);
226
227/* Saturated arithmetic. */
228void tcg_gen_gvec_ssadd(unsigned vece, uint32_t dofs, uint32_t aofs,
229 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
230void tcg_gen_gvec_sssub(unsigned vece, uint32_t dofs, uint32_t aofs,
231 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
232void tcg_gen_gvec_usadd(unsigned vece, uint32_t dofs, uint32_t aofs,
233 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
234void tcg_gen_gvec_ussub(unsigned vece, uint32_t dofs, uint32_t aofs,
235 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
236
237/* Min/max. */
238void tcg_gen_gvec_smin(unsigned vece, uint32_t dofs, uint32_t aofs,
239 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
240void tcg_gen_gvec_umin(unsigned vece, uint32_t dofs, uint32_t aofs,
241 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
242void tcg_gen_gvec_smax(unsigned vece, uint32_t dofs, uint32_t aofs,
243 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
244void tcg_gen_gvec_umax(unsigned vece, uint32_t dofs, uint32_t aofs,
245 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
246
247void tcg_gen_gvec_and(unsigned vece, uint32_t dofs, uint32_t aofs,
248 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
249void tcg_gen_gvec_or(unsigned vece, uint32_t dofs, uint32_t aofs,
250 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
251void tcg_gen_gvec_xor(unsigned vece, uint32_t dofs, uint32_t aofs,
252 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
253void tcg_gen_gvec_andc(unsigned vece, uint32_t dofs, uint32_t aofs,
254 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
255void tcg_gen_gvec_orc(unsigned vece, uint32_t dofs, uint32_t aofs,
256 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
257void tcg_gen_gvec_nand(unsigned vece, uint32_t dofs, uint32_t aofs,
258 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
259void tcg_gen_gvec_nor(unsigned vece, uint32_t dofs, uint32_t aofs,
260 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
261void tcg_gen_gvec_eqv(unsigned vece, uint32_t dofs, uint32_t aofs,
262 uint32_t bofs, uint32_t oprsz, uint32_t maxsz);
263
264void tcg_gen_gvec_andi(unsigned vece, uint32_t dofs, uint32_t aofs,
265 int64_t c, uint32_t oprsz, uint32_t maxsz);
266void tcg_gen_gvec_xori(unsigned vece, uint32_t dofs, uint32_t aofs,
267 int64_t c, uint32_t oprsz, uint32_t maxsz);
268void tcg_gen_gvec_ori(unsigned vece, uint32_t dofs, uint32_t aofs,
269 int64_t c, uint32_t oprsz, uint32_t maxsz);
270
271void tcg_gen_gvec_ands(unsigned vece, uint32_t dofs, uint32_t aofs,
272 TCGv_i64 c, uint32_t oprsz, uint32_t maxsz);
273void tcg_gen_gvec_xors(unsigned vece, uint32_t dofs, uint32_t aofs,
274 TCGv_i64 c, uint32_t oprsz, uint32_t maxsz);
275void tcg_gen_gvec_ors(unsigned vece, uint32_t dofs, uint32_t aofs,
276 TCGv_i64 c, uint32_t oprsz, uint32_t maxsz);
277
278void tcg_gen_gvec_dup_mem(unsigned vece, uint32_t dofs, uint32_t aofs,
279 uint32_t s, uint32_t m);
280void tcg_gen_gvec_dup_i32(unsigned vece, uint32_t dofs, uint32_t s,
281 uint32_t m, TCGv_i32);
282void tcg_gen_gvec_dup_i64(unsigned vece, uint32_t dofs, uint32_t s,
283 uint32_t m, TCGv_i64);
284
285void tcg_gen_gvec_dup8i(uint32_t dofs, uint32_t s, uint32_t m, uint8_t x);
286void tcg_gen_gvec_dup16i(uint32_t dofs, uint32_t s, uint32_t m, uint16_t x);
287void tcg_gen_gvec_dup32i(uint32_t dofs, uint32_t s, uint32_t m, uint32_t x);
288void tcg_gen_gvec_dup64i(uint32_t dofs, uint32_t s, uint32_t m, uint64_t x);
289
290void tcg_gen_gvec_shli(unsigned vece, uint32_t dofs, uint32_t aofs,
291 int64_t shift, uint32_t oprsz, uint32_t maxsz);
292void tcg_gen_gvec_shri(unsigned vece, uint32_t dofs, uint32_t aofs,
293 int64_t shift, uint32_t oprsz, uint32_t maxsz);
294void tcg_gen_gvec_sari(unsigned vece, uint32_t dofs, uint32_t aofs,
295 int64_t shift, uint32_t oprsz, uint32_t maxsz);
296
297void tcg_gen_gvec_cmp(TCGCond cond, unsigned vece, uint32_t dofs,
298 uint32_t aofs, uint32_t bofs,
299 uint32_t oprsz, uint32_t maxsz);
300
301/*
302 * 64-bit vector operations. Use these when the register has been allocated
303 * with tcg_global_mem_new_i64, and so we cannot also address it via pointer.
304 * OPRSZ = MAXSZ = 8.
305 */
306
307void tcg_gen_vec_neg8_i64(TCGv_i64 d, TCGv_i64 a);
308void tcg_gen_vec_neg16_i64(TCGv_i64 d, TCGv_i64 a);
309void tcg_gen_vec_neg32_i64(TCGv_i64 d, TCGv_i64 a);
310
311void tcg_gen_vec_add8_i64(TCGv_i64 d, TCGv_i64 a, TCGv_i64 b);
312void tcg_gen_vec_add16_i64(TCGv_i64 d, TCGv_i64 a, TCGv_i64 b);
313void tcg_gen_vec_add32_i64(TCGv_i64 d, TCGv_i64 a, TCGv_i64 b);
314
315void tcg_gen_vec_sub8_i64(TCGv_i64 d, TCGv_i64 a, TCGv_i64 b);
316void tcg_gen_vec_sub16_i64(TCGv_i64 d, TCGv_i64 a, TCGv_i64 b);
317void tcg_gen_vec_sub32_i64(TCGv_i64 d, TCGv_i64 a, TCGv_i64 b);
318
319void tcg_gen_vec_shl8i_i64(TCGv_i64 d, TCGv_i64 a, int64_t);
320void tcg_gen_vec_shl16i_i64(TCGv_i64 d, TCGv_i64 a, int64_t);
321void tcg_gen_vec_shr8i_i64(TCGv_i64 d, TCGv_i64 a, int64_t);
322void tcg_gen_vec_shr16i_i64(TCGv_i64 d, TCGv_i64 a, int64_t);
323void tcg_gen_vec_sar8i_i64(TCGv_i64 d, TCGv_i64 a, int64_t);
324void tcg_gen_vec_sar16i_i64(TCGv_i64 d, TCGv_i64 a, int64_t);
Empty description
This page took 0.023633 seconds and 4 git commands to generate.