[qemu.git] / hw / arm / stm32f205_soc.c

/*
 * STM32F205 SoC
 *
 * Copyright (c) 2014 Alistair Francis <[email protected]>
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 */

#include "qemu/osdep.h"
#include "qapi/error.h"
#include "qemu/module.h"
#include "hw/arm/boot.h"
#include "exec/address-spaces.h"
#include "hw/arm/stm32f205_soc.h"
#include "hw/qdev-properties.h"
#include "sysemu/sysemu.h"

/* At the moment only Timer 2 to 5 are modelled */
static const uint32_t timer_addr[STM_NUM_TIMERS] = { 0x40000000, 0x40000400,
    0x40000800, 0x40000C00 };
static const uint32_t usart_addr[STM_NUM_USARTS] = { 0x40011000, 0x40004400,
    0x40004800, 0x40004C00, 0x40005000, 0x40011400 };
static const uint32_t adc_addr[STM_NUM_ADCS] = { 0x40012000, 0x40012100,
    0x40012200 };
static const uint32_t spi_addr[STM_NUM_SPIS] = { 0x40013000, 0x40003800,
    0x40003C00 };

static const int timer_irq[STM_NUM_TIMERS] = {28, 29, 30, 50};
static const int usart_irq[STM_NUM_USARTS] = {37, 38, 39, 52, 53, 71};
#define ADC_IRQ 18
static const int spi_irq[STM_NUM_SPIS] = {35, 36, 51};

static void stm32f205_soc_initfn(Object *obj)
{
    STM32F205State *s = STM32F205_SOC(obj);
    int i;

    sysbus_init_child_obj(obj, "armv7m", &s->armv7m, sizeof(s->armv7m),
                          TYPE_ARMV7M);

    sysbus_init_child_obj(obj, "syscfg", &s->syscfg, sizeof(s->syscfg),
                          TYPE_STM32F2XX_SYSCFG);

    for (i = 0; i < STM_NUM_USARTS; i++) {
        sysbus_init_child_obj(obj, "usart[*]", &s->usart[i],
                              sizeof(s->usart[i]), TYPE_STM32F2XX_USART);
    }

    for (i = 0; i < STM_NUM_TIMERS; i++) {
        sysbus_init_child_obj(obj, "timer[*]", &s->timer[i],
                              sizeof(s->timer[i]), TYPE_STM32F2XX_TIMER);
    }

    s->adc_irqs = OR_IRQ(object_new(TYPE_OR_IRQ));

    for (i = 0; i < STM_NUM_ADCS; i++) {
        sysbus_init_child_obj(obj, "adc[*]", &s->adc[i], sizeof(s->adc[i]),
                              TYPE_STM32F2XX_ADC);
    }

    for (i = 0; i < STM_NUM_SPIS; i++) {
        sysbus_init_child_obj(obj, "spi[*]", &s->spi[i], sizeof(s->spi[i]),
                              TYPE_STM32F2XX_SPI);
    }
}

static void stm32f205_soc_realize(DeviceState *dev_soc, Error **errp)
{
    STM32F205State *s = STM32F205_SOC(dev_soc);
    DeviceState *dev, *armv7m;
    SysBusDevice *busdev;
    Error *err = NULL;
    int i;

    MemoryRegion *system_memory = get_system_memory();
    MemoryRegion *sram = g_new(MemoryRegion, 1);
    MemoryRegion *flash = g_new(MemoryRegion, 1);
    MemoryRegion *flash_alias = g_new(MemoryRegion, 1);

    memory_region_init_ram(flash, NULL, "STM32F205.flash", FLASH_SIZE,
                           &error_fatal);
    memory_region_init_alias(flash_alias, NULL, "STM32F205.flash.alias",
                             flash, 0, FLASH_SIZE);

    memory_region_set_readonly(flash, true);
    memory_region_set_readonly(flash_alias, true);

    memory_region_add_subregion(system_memory, FLASH_BASE_ADDRESS, flash);
    memory_region_add_subregion(system_memory, 0, flash_alias);

    memory_region_init_ram(sram, NULL, "STM32F205.sram", SRAM_SIZE,
                           &error_fatal);
    memory_region_add_subregion(system_memory, SRAM_BASE_ADDRESS, sram);

    armv7m = DEVICE(&s->armv7m);
    qdev_prop_set_uint32(armv7m, "num-irq", 96);
    qdev_prop_set_string(armv7m, "cpu-type", s->cpu_type);
    qdev_prop_set_bit(armv7m, "enable-bitband", true);
    object_property_set_link(OBJECT(&s->armv7m), OBJECT(get_system_memory()),
                                     "memory", &error_abort);
    object_property_set_bool(OBJECT(&s->armv7m), true, "realized", &err);
    if (err != NULL) {
        error_propagate(errp, err);
        return;
    }

    /* System configuration controller */
    dev = DEVICE(&s->syscfg);
    object_property_set_bool(OBJECT(&s->syscfg), true, "realized", &err);
    if (err != NULL) {
        error_propagate(errp, err);
        return;
    }
    busdev = SYS_BUS_DEVICE(dev);
    sysbus_mmio_map(busdev, 0, 0x40013800);
    sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(armv7m, 71));

    /* Attach UART (uses USART registers) and USART controllers */
    for (i = 0; i < STM_NUM_USARTS; i++) {
        dev = DEVICE(&(s->usart[i]));
        qdev_prop_set_chr(dev, "chardev", serial_hd(i));
        object_property_set_bool(OBJECT(&s->usart[i]), true, "realized", &err);
        if (err != NULL) {
            error_propagate(errp, err);
            return;
        }
        busdev = SYS_BUS_DEVICE(dev);
        sysbus_mmio_map(busdev, 0, usart_addr[i]);
        sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(armv7m, usart_irq[i]));
    }

    /* Timer 2 to 5 */
    for (i = 0; i < STM_NUM_TIMERS; i++) {
        dev = DEVICE(&(s->timer[i]));
        qdev_prop_set_uint64(dev, "clock-frequency", 1000000000);
        object_property_set_bool(OBJECT(&s->timer[i]), true, "realized", &err);
        if (err != NULL) {
            error_propagate(errp, err);
            return;
        }
        busdev = SYS_BUS_DEVICE(dev);
        sysbus_mmio_map(busdev, 0, timer_addr[i]);
        sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(armv7m, timer_irq[i]));
    }

    /* ADC 1 to 3 */
    object_property_set_int(OBJECT(s->adc_irqs), STM_NUM_ADCS,
                            "num-lines", &err);
    object_property_set_bool(OBJECT(s->adc_irqs), true, "realized", &err);
    if (err != NULL) {
        error_propagate(errp, err);
        return;
    }
    qdev_connect_gpio_out(DEVICE(s->adc_irqs), 0,
                          qdev_get_gpio_in(armv7m, ADC_IRQ));

    for (i = 0; i < STM_NUM_ADCS; i++) {
        dev = DEVICE(&(s->adc[i]));
        object_property_set_bool(OBJECT(&s->adc[i]), true, "realized", &err);
        if (err != NULL) {
            error_propagate(errp, err);
            return;
        }
        busdev = SYS_BUS_DEVICE(dev);
        sysbus_mmio_map(busdev, 0, adc_addr[i]);
        sysbus_connect_irq(busdev, 0,
                           qdev_get_gpio_in(DEVICE(s->adc_irqs), i));
    }

    /* SPI 1 and 2 */
    for (i = 0; i < STM_NUM_SPIS; i++) {
        dev = DEVICE(&(s->spi[i]));
        object_property_set_bool(OBJECT(&s->spi[i]), true, "realized", &err);
        if (err != NULL) {
            error_propagate(errp, err);
            return;
        }
        busdev = SYS_BUS_DEVICE(dev);
        sysbus_mmio_map(busdev, 0, spi_addr[i]);
        sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(armv7m, spi_irq[i]));
    }
}

static Property stm32f205_soc_properties[] = {
    DEFINE_PROP_STRING("cpu-type", STM32F205State, cpu_type),
    DEFINE_PROP_END_OF_LIST(),
};

static void stm32f205_soc_class_init(ObjectClass *klass, void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);

    dc->realize = stm32f205_soc_realize;
    dc->props = stm32f205_soc_properties;
}

static const TypeInfo stm32f205_soc_info = {
    .name          = TYPE_STM32F205_SOC,
    .parent        = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(STM32F205State),
    .instance_init = stm32f205_soc_initfn,
    .class_init    = stm32f205_soc_class_init,
};

static void stm32f205_soc_types(void)
{
    type_register_static(&stm32f205_soc_info);
}

type_init(stm32f205_soc_types)
Commit	Line	Data
db635521 AF	1	/*
	2	* STM32F205 SoC
	3	*
	4	* Copyright (c) 2014 Alistair Francis <[email protected]>
	5	*
	6	* Permission is hereby granted, free of charge, to any person obtaining a copy
	7	* of this software and associated documentation files (the "Software"), to deal
	8	* in the Software without restriction, including without limitation the rights
	9	* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
	10	* copies of the Software, and to permit persons to whom the Software is
	11	* furnished to do so, subject to the following conditions:
	12	*
	13	* The above copyright notice and this permission notice shall be included in
	14	* all copies or substantial portions of the Software.
	15	*
	16	* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
	17	* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
	18	* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
	19	* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
	20	* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
	21	* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
	22	* THE SOFTWARE.
	23	*/
	24
12b16722	25	#include "qemu/osdep.h"
da34e65c	26	#include "qapi/error.h"
0b8fa32f	27	#include "qemu/module.h"
12ec8bd5	28	#include "hw/arm/boot.h"
db635521 AF	29	#include "exec/address-spaces.h"
db635521 AF	30	#include "hw/arm/stm32f205_soc.h"
a27bd6c7	31	#include "hw/qdev-properties.h"
46517dd4	32	#include "sysemu/sysemu.h"
db635521 AF	33
	34	/* At the moment only Timer 2 to 5 are modelled */
	35	static const uint32_t timer_addr[STM_NUM_TIMERS] = { 0x40000000, 0x40000400,
	36	0x40000800, 0x40000C00 };
	37	static const uint32_t usart_addr[STM_NUM_USARTS] = { 0x40011000, 0x40004400,
	38	0x40004800, 0x40004C00, 0x40005000, 0x40011400 };
b63041c8 AF	39	static const uint32_t adc_addr[STM_NUM_ADCS] = { 0x40012000, 0x40012100,
b63041c8 AF	40	0x40012200 };
540a8f34 AF	41	static const uint32_t spi_addr[STM_NUM_SPIS] = { 0x40013000, 0x40003800,
540a8f34 AF	42	0x40003C00 };
db635521 AF	43
	44	static const int timer_irq[STM_NUM_TIMERS] = {28, 29, 30, 50};
	45	static const int usart_irq[STM_NUM_USARTS] = {37, 38, 39, 52, 53, 71};
b63041c8	46	#define ADC_IRQ 18
540a8f34	47	static const int spi_irq[STM_NUM_SPIS] = {35, 36, 51};
db635521 AF	48
	49	static void stm32f205_soc_initfn(Object *obj)
	50	{
	51	STM32F205State *s = STM32F205_SOC(obj);
	52	int i;
	53
a39ae816 TH	54	sysbus_init_child_obj(obj, "armv7m", &s->armv7m, sizeof(s->armv7m),
a39ae816 TH	55	TYPE_ARMV7M);
b72e2f68	56
a39ae816 TH	57	sysbus_init_child_obj(obj, "syscfg", &s->syscfg, sizeof(s->syscfg),
a39ae816 TH	58	TYPE_STM32F2XX_SYSCFG);
db635521 AF	59
db635521 AF	60	for (i = 0; i < STM_NUM_USARTS; i++) {
a39ae816 TH	61	sysbus_init_child_obj(obj, "usart[*]", &s->usart[i],
a39ae816 TH	62	sizeof(s->usart[i]), TYPE_STM32F2XX_USART);
db635521 AF	63	}
	64
	65	for (i = 0; i < STM_NUM_TIMERS; i++) {
a39ae816 TH	66	sysbus_init_child_obj(obj, "timer[*]", &s->timer[i],
a39ae816 TH	67	sizeof(s->timer[i]), TYPE_STM32F2XX_TIMER);
db635521	68	}
b63041c8 AF	69
	70	s->adc_irqs = OR_IRQ(object_new(TYPE_OR_IRQ));
	71
	72	for (i = 0; i < STM_NUM_ADCS; i++) {
a39ae816 TH	73	sysbus_init_child_obj(obj, "adc[*]", &s->adc[i], sizeof(s->adc[i]),
a39ae816 TH	74	TYPE_STM32F2XX_ADC);
b63041c8	75	}
540a8f34 AF	76
540a8f34 AF	77	for (i = 0; i < STM_NUM_SPIS; i++) {
a39ae816 TH	78	sysbus_init_child_obj(obj, "spi[*]", &s->spi[i], sizeof(s->spi[i]),
a39ae816 TH	79	TYPE_STM32F2XX_SPI);
540a8f34	80	}
db635521 AF	81	}
	82
	83	static void stm32f205_soc_realize(DeviceState dev_soc, Error *errp)
	84	{
	85	STM32F205State *s = STM32F205_SOC(dev_soc);
8a85e065	86	DeviceState dev, armv7m;
81fed1d0	87	SysBusDevice *busdev;
db635521 AF	88	Error *err = NULL;
	89	int i;
	90
	91	MemoryRegion *system_memory = get_system_memory();
	92	MemoryRegion *sram = g_new(MemoryRegion, 1);
	93	MemoryRegion *flash = g_new(MemoryRegion, 1);
	94	MemoryRegion *flash_alias = g_new(MemoryRegion, 1);
	95
98a99ce0	96	memory_region_init_ram(flash, NULL, "STM32F205.flash", FLASH_SIZE,
f8ed85ac	97	&error_fatal);
db635521 AF	98	memory_region_init_alias(flash_alias, NULL, "STM32F205.flash.alias",
	99	flash, 0, FLASH_SIZE);
	100
db635521 AF	101	memory_region_set_readonly(flash, true);
	102	memory_region_set_readonly(flash_alias, true);
	103
	104	memory_region_add_subregion(system_memory, FLASH_BASE_ADDRESS, flash);
	105	memory_region_add_subregion(system_memory, 0, flash_alias);
	106
98a99ce0	107	memory_region_init_ram(sram, NULL, "STM32F205.sram", SRAM_SIZE,
f8ed85ac	108	&error_fatal);
db635521 AF	109	memory_region_add_subregion(system_memory, SRAM_BASE_ADDRESS, sram);
db635521 AF	110
8a85e065 PM	111	armv7m = DEVICE(&s->armv7m);
8a85e065 PM	112	qdev_prop_set_uint32(armv7m, "num-irq", 96);
ba1ba5cc	113	qdev_prop_set_string(armv7m, "cpu-type", s->cpu_type);
a1c5a062	114	qdev_prop_set_bit(armv7m, "enable-bitband", true);
b72e2f68 PM	115	object_property_set_link(OBJECT(&s->armv7m), OBJECT(get_system_memory()),
	116	"memory", &error_abort);
	117	object_property_set_bool(OBJECT(&s->armv7m), true, "realized", &err);
	118	if (err != NULL) {
	119	error_propagate(errp, err);
	120	return;
	121	}
db635521 AF	122
db635521 AF	123	/* System configuration controller */
81fed1d0	124	dev = DEVICE(&s->syscfg);
db635521 AF	125	object_property_set_bool(OBJECT(&s->syscfg), true, "realized", &err);
	126	if (err != NULL) {
	127	error_propagate(errp, err);
	128	return;
	129	}
81fed1d0 AF	130	busdev = SYS_BUS_DEVICE(dev);
81fed1d0 AF	131	sysbus_mmio_map(busdev, 0, 0x40013800);
8a85e065	132	sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(armv7m, 71));
db635521 AF	133
	134	/* Attach UART (uses USART registers) and USART controllers */
	135	for (i = 0; i < STM_NUM_USARTS; i++) {
81fed1d0	136	dev = DEVICE(&(s->usart[i]));
fc38a112	137	qdev_prop_set_chr(dev, "chardev", serial_hd(i));
db635521 AF	138	object_property_set_bool(OBJECT(&s->usart[i]), true, "realized", &err);
	139	if (err != NULL) {
	140	error_propagate(errp, err);
	141	return;
	142	}
81fed1d0 AF	143	busdev = SYS_BUS_DEVICE(dev);
81fed1d0 AF	144	sysbus_mmio_map(busdev, 0, usart_addr[i]);
8a85e065	145	sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(armv7m, usart_irq[i]));
db635521 AF	146	}
	147
	148	/* Timer 2 to 5 */
	149	for (i = 0; i < STM_NUM_TIMERS; i++) {
81fed1d0 AF	150	dev = DEVICE(&(s->timer[i]));
81fed1d0 AF	151	qdev_prop_set_uint64(dev, "clock-frequency", 1000000000);
db635521 AF	152	object_property_set_bool(OBJECT(&s->timer[i]), true, "realized", &err);
	153	if (err != NULL) {
	154	error_propagate(errp, err);
	155	return;
	156	}
81fed1d0 AF	157	busdev = SYS_BUS_DEVICE(dev);
81fed1d0 AF	158	sysbus_mmio_map(busdev, 0, timer_addr[i]);
8a85e065	159	sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(armv7m, timer_irq[i]));
db635521	160	}
b63041c8 AF	161
	162	/* ADC 1 to 3 */
	163	object_property_set_int(OBJECT(s->adc_irqs), STM_NUM_ADCS,
	164	"num-lines", &err);
	165	object_property_set_bool(OBJECT(s->adc_irqs), true, "realized", &err);
	166	if (err != NULL) {
	167	error_propagate(errp, err);
	168	return;
	169	}
	170	qdev_connect_gpio_out(DEVICE(s->adc_irqs), 0,
8a85e065	171	qdev_get_gpio_in(armv7m, ADC_IRQ));
b63041c8 AF	172
	173	for (i = 0; i < STM_NUM_ADCS; i++) {
	174	dev = DEVICE(&(s->adc[i]));
	175	object_property_set_bool(OBJECT(&s->adc[i]), true, "realized", &err);
	176	if (err != NULL) {
	177	error_propagate(errp, err);
	178	return;
	179	}
	180	busdev = SYS_BUS_DEVICE(dev);
	181	sysbus_mmio_map(busdev, 0, adc_addr[i]);
	182	sysbus_connect_irq(busdev, 0,
	183	qdev_get_gpio_in(DEVICE(s->adc_irqs), i));
	184	}
540a8f34 AF	185
	186	/* SPI 1 and 2 */
	187	for (i = 0; i < STM_NUM_SPIS; i++) {
	188	dev = DEVICE(&(s->spi[i]));
	189	object_property_set_bool(OBJECT(&s->spi[i]), true, "realized", &err);
	190	if (err != NULL) {
	191	error_propagate(errp, err);
	192	return;
	193	}
	194	busdev = SYS_BUS_DEVICE(dev);
	195	sysbus_mmio_map(busdev, 0, spi_addr[i]);
8a85e065	196	sysbus_connect_irq(busdev, 0, qdev_get_gpio_in(armv7m, spi_irq[i]));
540a8f34	197	}
db635521 AF	198	}
	199
	200	static Property stm32f205_soc_properties[] = {
ba1ba5cc	201	DEFINE_PROP_STRING("cpu-type", STM32F205State, cpu_type),
db635521 AF	202	DEFINE_PROP_END_OF_LIST(),
	203	};
	204
	205	static void stm32f205_soc_class_init(ObjectClass klass, void data)
	206	{
	207	DeviceClass *dc = DEVICE_CLASS(klass);
	208
	209	dc->realize = stm32f205_soc_realize;
	210	dc->props = stm32f205_soc_properties;
	211	}
	212
	213	static const TypeInfo stm32f205_soc_info = {
	214	.name = TYPE_STM32F205_SOC,
	215	.parent = TYPE_SYS_BUS_DEVICE,
	216	.instance_size = sizeof(STM32F205State),
	217	.instance_init = stm32f205_soc_initfn,
	218	.class_init = stm32f205_soc_class_init,
	219	};
	220
	221	static void stm32f205_soc_types(void)
	222	{
	223	type_register_static(&stm32f205_soc_info);
	224	}
	225
	226	type_init(stm32f205_soc_types)