]>
Commit | Line | Data |
---|---|---|
c7f0f3b1 AL |
1 | /* |
2 | * Test Server | |
3 | * | |
4 | * Copyright IBM, Corp. 2011 | |
5 | * | |
6 | * Authors: | |
7 | * Anthony Liguori <[email protected]> | |
8 | * | |
9 | * This work is licensed under the terms of the GNU GPL, version 2 or later. | |
10 | * See the COPYING file in the top-level directory. | |
11 | * | |
12 | */ | |
13 | ||
d38ea87a | 14 | #include "qemu/osdep.h" |
da34e65c | 15 | #include "qapi/error.h" |
33c11879 | 16 | #include "cpu.h" |
9c17d615 | 17 | #include "sysemu/qtest.h" |
54d31236 | 18 | #include "sysemu/runstate.h" |
4d43a603 | 19 | #include "chardev/char-fe.h" |
022c62cb PB |
20 | #include "exec/ioport.h" |
21 | #include "exec/memory.h" | |
c7f0f3b1 | 22 | #include "hw/irq.h" |
940e43aa | 23 | #include "qemu/accel.h" |
740b1759 | 24 | #include "sysemu/cpu-timers.h" |
1ad9580b ST |
25 | #include "qemu/config-file.h" |
26 | #include "qemu/option.h" | |
27 | #include "qemu/error-report.h" | |
0b8fa32f | 28 | #include "qemu/module.h" |
aa15f497 | 29 | #include "qemu/cutils.h" |
6ba7ada3 PB |
30 | #include "qapi/qmp/qerror.h" |
31 | #include "qom/object_interfaces.h" | |
2becc36a | 32 | #include CONFIG_DEVICES |
2c6e918e | 33 | #ifdef CONFIG_PSERIES |
eeddd59f LV |
34 | #include "hw/ppc/spapr_rtas.h" |
35 | #endif | |
c7f0f3b1 AL |
36 | |
37 | #define MAX_IRQ 256 | |
38 | ||
6ba7ada3 PB |
39 | #define TYPE_QTEST "qtest" |
40 | ||
41 | OBJECT_DECLARE_SIMPLE_TYPE(QTest, QTEST) | |
42 | ||
43 | struct QTest { | |
44 | Object parent; | |
45 | ||
46 | bool has_machine_link; | |
47 | char *chr_name; | |
48 | Chardev *chr; | |
49 | CharBackend qtest_chr; | |
50 | char *log; | |
51 | }; | |
52 | ||
d5286af5 | 53 | bool qtest_allowed; |
c7f0f3b1 | 54 | |
20288345 | 55 | static DeviceState *irq_intercept_dev; |
c7f0f3b1 | 56 | static FILE *qtest_log_fp; |
6ba7ada3 | 57 | static QTest *qtest; |
c7f0f3b1 AL |
58 | static GString *inbuf; |
59 | static int irq_levels[MAX_IRQ]; | |
6e92466a | 60 | static qemu_timeval start_time; |
c7f0f3b1 | 61 | static bool qtest_opened; |
e731d083 AB |
62 | static void (*qtest_server_send)(void*, const char*); |
63 | static void *qtest_server_send_opaque; | |
c7f0f3b1 | 64 | |
6b7cff76 | 65 | #define FMT_timeval "%ld.%06ld" |
c7f0f3b1 AL |
66 | |
67 | /** | |
f59c6de7 | 68 | * DOC: QTest Protocol |
c7f0f3b1 AL |
69 | * |
70 | * Line based protocol, request/response based. Server can send async messages | |
71 | * so clients should always handle many async messages before the response | |
72 | * comes in. | |
73 | * | |
74 | * Valid requests | |
f59c6de7 | 75 | * ^^^^^^^^^^^^^^ |
c7f0f3b1 | 76 | * |
8156be56 | 77 | * Clock management: |
f59c6de7 | 78 | * """"""""""""""""" |
8156be56 | 79 | * |
bc72ad67 | 80 | * The qtest client is completely in charge of the QEMU_CLOCK_VIRTUAL. qtest commands |
8156be56 PB |
81 | * let you adjust the value of the clock (monotonically). All the commands |
82 | * return the current value of the clock in nanoseconds. | |
83 | * | |
f59c6de7 EH |
84 | * .. code-block:: none |
85 | * | |
8156be56 PB |
86 | * > clock_step |
87 | * < OK VALUE | |
88 | * | |
f59c6de7 EH |
89 | * Advance the clock to the next deadline. Useful when waiting for |
90 | * asynchronous events. | |
91 | * | |
92 | * .. code-block:: none | |
8156be56 PB |
93 | * |
94 | * > clock_step NS | |
95 | * < OK VALUE | |
96 | * | |
f59c6de7 EH |
97 | * Advance the clock by NS nanoseconds. |
98 | * | |
99 | * .. code-block:: none | |
8156be56 PB |
100 | * |
101 | * > clock_set NS | |
102 | * < OK VALUE | |
103 | * | |
f59c6de7 | 104 | * Advance the clock to NS nanoseconds (do nothing if it's already past). |
8156be56 PB |
105 | * |
106 | * PIO and memory access: | |
f59c6de7 EH |
107 | * """""""""""""""""""""" |
108 | * | |
109 | * .. code-block:: none | |
8156be56 | 110 | * |
c7f0f3b1 AL |
111 | * > outb ADDR VALUE |
112 | * < OK | |
113 | * | |
f59c6de7 EH |
114 | * .. code-block:: none |
115 | * | |
c7f0f3b1 AL |
116 | * > outw ADDR VALUE |
117 | * < OK | |
118 | * | |
f59c6de7 EH |
119 | * .. code-block:: none |
120 | * | |
c7f0f3b1 AL |
121 | * > outl ADDR VALUE |
122 | * < OK | |
123 | * | |
f59c6de7 EH |
124 | * .. code-block:: none |
125 | * | |
c7f0f3b1 AL |
126 | * > inb ADDR |
127 | * < OK VALUE | |
128 | * | |
f59c6de7 EH |
129 | * .. code-block:: none |
130 | * | |
c7f0f3b1 AL |
131 | * > inw ADDR |
132 | * < OK VALUE | |
133 | * | |
f59c6de7 EH |
134 | * .. code-block:: none |
135 | * | |
c7f0f3b1 AL |
136 | * > inl ADDR |
137 | * < OK VALUE | |
138 | * | |
f59c6de7 EH |
139 | * .. code-block:: none |
140 | * | |
872536bf AF |
141 | * > writeb ADDR VALUE |
142 | * < OK | |
143 | * | |
f59c6de7 EH |
144 | * .. code-block:: none |
145 | * | |
872536bf AF |
146 | * > writew ADDR VALUE |
147 | * < OK | |
148 | * | |
f59c6de7 EH |
149 | * .. code-block:: none |
150 | * | |
872536bf AF |
151 | * > writel ADDR VALUE |
152 | * < OK | |
153 | * | |
f59c6de7 EH |
154 | * .. code-block:: none |
155 | * | |
872536bf AF |
156 | * > writeq ADDR VALUE |
157 | * < OK | |
158 | * | |
f59c6de7 EH |
159 | * .. code-block:: none |
160 | * | |
872536bf AF |
161 | * > readb ADDR |
162 | * < OK VALUE | |
163 | * | |
f59c6de7 EH |
164 | * .. code-block:: none |
165 | * | |
872536bf AF |
166 | * > readw ADDR |
167 | * < OK VALUE | |
168 | * | |
f59c6de7 EH |
169 | * .. code-block:: none |
170 | * | |
872536bf AF |
171 | * > readl ADDR |
172 | * < OK VALUE | |
173 | * | |
f59c6de7 EH |
174 | * .. code-block:: none |
175 | * | |
872536bf AF |
176 | * > readq ADDR |
177 | * < OK VALUE | |
178 | * | |
f59c6de7 EH |
179 | * .. code-block:: none |
180 | * | |
c7f0f3b1 AL |
181 | * > read ADDR SIZE |
182 | * < OK DATA | |
183 | * | |
f59c6de7 EH |
184 | * .. code-block:: none |
185 | * | |
c7f0f3b1 AL |
186 | * > write ADDR SIZE DATA |
187 | * < OK | |
188 | * | |
f59c6de7 EH |
189 | * .. code-block:: none |
190 | * | |
7a6a740d JS |
191 | * > b64read ADDR SIZE |
192 | * < OK B64_DATA | |
193 | * | |
f59c6de7 EH |
194 | * .. code-block:: none |
195 | * | |
7a6a740d JS |
196 | * > b64write ADDR SIZE B64_DATA |
197 | * < OK | |
198 | * | |
f59c6de7 EH |
199 | * .. code-block:: none |
200 | * | |
4d007963 JS |
201 | * > memset ADDR SIZE VALUE |
202 | * < OK | |
203 | * | |
c7f0f3b1 | 204 | * ADDR, SIZE, VALUE are all integers parsed with strtoul() with a base of 0. |
5f31bbf1 | 205 | * For 'memset' a zero size is permitted and does nothing. |
c7f0f3b1 AL |
206 | * |
207 | * DATA is an arbitrarily long hex number prefixed with '0x'. If it's smaller | |
208 | * than the expected size, the value will be zero filled at the end of the data | |
209 | * sequence. | |
210 | * | |
7a6a740d JS |
211 | * B64_DATA is an arbitrarily long base64 encoded string. |
212 | * If the sizes do not match, the data will be truncated. | |
213 | * | |
20288345 | 214 | * IRQ management: |
f59c6de7 EH |
215 | * """"""""""""""" |
216 | * | |
217 | * .. code-block:: none | |
20288345 PB |
218 | * |
219 | * > irq_intercept_in QOM-PATH | |
220 | * < OK | |
221 | * | |
f59c6de7 EH |
222 | * .. code-block:: none |
223 | * | |
20288345 PB |
224 | * > irq_intercept_out QOM-PATH |
225 | * < OK | |
226 | * | |
227 | * Attach to the gpio-in (resp. gpio-out) pins exported by the device at | |
228 | * QOM-PATH. When the pin is triggered, one of the following async messages | |
f59c6de7 | 229 | * will be printed to the qtest stream:: |
20288345 PB |
230 | * |
231 | * IRQ raise NUM | |
232 | * IRQ lower NUM | |
233 | * | |
234 | * where NUM is an IRQ number. For the PC, interrupts can be intercepted | |
235 | * simply with "irq_intercept_in ioapic" (note that IRQ0 comes out with | |
236 | * NUM=0 even though it is remapped to GSI 2). | |
9813dc6a SG |
237 | * |
238 | * Setting interrupt level: | |
f59c6de7 EH |
239 | * """""""""""""""""""""""" |
240 | * | |
241 | * .. code-block:: none | |
9813dc6a SG |
242 | * |
243 | * > set_irq_in QOM-PATH NAME NUM LEVEL | |
244 | * < OK | |
245 | * | |
f59c6de7 EH |
246 | * where NAME is the name of the irq/gpio list, NUM is an IRQ number and |
247 | * LEVEL is an signed integer IRQ level. | |
9813dc6a SG |
248 | * |
249 | * Forcibly set the given interrupt pin to the given level. | |
250 | * | |
c7f0f3b1 AL |
251 | */ |
252 | ||
253 | static int hex2nib(char ch) | |
254 | { | |
255 | if (ch >= '0' && ch <= '9') { | |
256 | return ch - '0'; | |
257 | } else if (ch >= 'a' && ch <= 'f') { | |
258 | return 10 + (ch - 'a'); | |
259 | } else if (ch >= 'A' && ch <= 'F') { | |
2a802aaf | 260 | return 10 + (ch - 'A'); |
c7f0f3b1 AL |
261 | } else { |
262 | return -1; | |
263 | } | |
264 | } | |
265 | ||
6e92466a | 266 | static void qtest_get_time(qemu_timeval *tv) |
c7f0f3b1 | 267 | { |
6e92466a | 268 | qemu_gettimeofday(tv); |
c7f0f3b1 AL |
269 | tv->tv_sec -= start_time.tv_sec; |
270 | tv->tv_usec -= start_time.tv_usec; | |
271 | if (tv->tv_usec < 0) { | |
272 | tv->tv_usec += 1000000; | |
273 | tv->tv_sec -= 1; | |
274 | } | |
275 | } | |
276 | ||
5345fdb4 | 277 | static void qtest_send_prefix(CharBackend *chr) |
c7f0f3b1 | 278 | { |
6e92466a | 279 | qemu_timeval tv; |
c7f0f3b1 AL |
280 | |
281 | if (!qtest_log_fp || !qtest_opened) { | |
282 | return; | |
283 | } | |
284 | ||
285 | qtest_get_time(&tv); | |
286 | fprintf(qtest_log_fp, "[S +" FMT_timeval "] ", | |
35aa3fb3 | 287 | (long) tv.tv_sec, (long) tv.tv_usec); |
c7f0f3b1 AL |
288 | } |
289 | ||
7a6a740d JS |
290 | static void GCC_FMT_ATTR(1, 2) qtest_log_send(const char *fmt, ...) |
291 | { | |
292 | va_list ap; | |
293 | ||
294 | if (!qtest_log_fp || !qtest_opened) { | |
295 | return; | |
296 | } | |
297 | ||
298 | qtest_send_prefix(NULL); | |
299 | ||
300 | va_start(ap, fmt); | |
301 | vfprintf(qtest_log_fp, fmt, ap); | |
302 | va_end(ap); | |
303 | } | |
304 | ||
e731d083 | 305 | static void qtest_server_char_be_send(void *opaque, const char *str) |
332cc7e9 | 306 | { |
e731d083 AB |
307 | size_t len = strlen(str); |
308 | CharBackend* chr = (CharBackend *)opaque; | |
332cc7e9 JS |
309 | qemu_chr_fe_write_all(chr, (uint8_t *)str, len); |
310 | if (qtest_log_fp && qtest_opened) { | |
311 | fprintf(qtest_log_fp, "%s", str); | |
312 | } | |
313 | } | |
314 | ||
5345fdb4 | 315 | static void qtest_send(CharBackend *chr, const char *str) |
332cc7e9 | 316 | { |
e731d083 | 317 | qtest_server_send(qtest_server_send_opaque, str); |
332cc7e9 JS |
318 | } |
319 | ||
5345fdb4 | 320 | static void GCC_FMT_ATTR(2, 3) qtest_sendf(CharBackend *chr, |
332cc7e9 | 321 | const char *fmt, ...) |
c7f0f3b1 AL |
322 | { |
323 | va_list ap; | |
332cc7e9 | 324 | gchar *buffer; |
c7f0f3b1 AL |
325 | |
326 | va_start(ap, fmt); | |
332cc7e9 JS |
327 | buffer = g_strdup_vprintf(fmt, ap); |
328 | qtest_send(chr, buffer); | |
fc34059f | 329 | g_free(buffer); |
c7f0f3b1 | 330 | va_end(ap); |
c7f0f3b1 AL |
331 | } |
332 | ||
20288345 PB |
333 | static void qtest_irq_handler(void *opaque, int n, int level) |
334 | { | |
60a79016 PC |
335 | qemu_irq old_irq = *(qemu_irq *)opaque; |
336 | qemu_set_irq(old_irq, level); | |
20288345 PB |
337 | |
338 | if (irq_levels[n] != level) { | |
6ba7ada3 | 339 | CharBackend *chr = &qtest->qtest_chr; |
20288345 PB |
340 | irq_levels[n] = level; |
341 | qtest_send_prefix(chr); | |
332cc7e9 JS |
342 | qtest_sendf(chr, "IRQ %s %d\n", |
343 | level ? "raise" : "lower", n); | |
20288345 PB |
344 | } |
345 | } | |
346 | ||
740b1759 CF |
347 | static int64_t qtest_clock_counter; |
348 | ||
349 | int64_t qtest_get_virtual_clock(void) | |
350 | { | |
351 | return qatomic_read_i64(&qtest_clock_counter); | |
352 | } | |
353 | ||
354 | static void qtest_set_virtual_clock(int64_t count) | |
355 | { | |
356 | qatomic_set_i64(&qtest_clock_counter, count); | |
357 | } | |
358 | ||
359 | static void qtest_clock_warp(int64_t dest) | |
360 | { | |
361 | int64_t clock = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL); | |
362 | AioContext *aio_context; | |
363 | assert(qtest_enabled()); | |
364 | aio_context = qemu_get_aio_context(); | |
365 | while (clock < dest) { | |
366 | int64_t deadline = qemu_clock_deadline_ns_all(QEMU_CLOCK_VIRTUAL, | |
367 | QEMU_TIMER_ATTR_ALL); | |
368 | int64_t warp = qemu_soonest_timeout(dest - clock, deadline); | |
369 | ||
370 | qtest_set_virtual_clock(qtest_get_virtual_clock() + warp); | |
371 | ||
372 | qemu_clock_run_timers(QEMU_CLOCK_VIRTUAL); | |
373 | timerlist_run_timers(aio_context->tlg.tl[QEMU_CLOCK_VIRTUAL]); | |
374 | clock = qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL); | |
375 | } | |
376 | qemu_clock_notify(QEMU_CLOCK_VIRTUAL); | |
377 | } | |
378 | ||
5345fdb4 | 379 | static void qtest_process_command(CharBackend *chr, gchar **words) |
c7f0f3b1 AL |
380 | { |
381 | const gchar *command; | |
382 | ||
383 | g_assert(words); | |
384 | ||
385 | command = words[0]; | |
386 | ||
387 | if (qtest_log_fp) { | |
6e92466a | 388 | qemu_timeval tv; |
c7f0f3b1 AL |
389 | int i; |
390 | ||
391 | qtest_get_time(&tv); | |
392 | fprintf(qtest_log_fp, "[R +" FMT_timeval "]", | |
35aa3fb3 | 393 | (long) tv.tv_sec, (long) tv.tv_usec); |
c7f0f3b1 AL |
394 | for (i = 0; words[i]; i++) { |
395 | fprintf(qtest_log_fp, " %s", words[i]); | |
396 | } | |
397 | fprintf(qtest_log_fp, "\n"); | |
398 | } | |
399 | ||
400 | g_assert(command); | |
20288345 PB |
401 | if (strcmp(words[0], "irq_intercept_out") == 0 |
402 | || strcmp(words[0], "irq_intercept_in") == 0) { | |
a5f54290 PC |
403 | DeviceState *dev; |
404 | NamedGPIOList *ngl; | |
20288345 PB |
405 | |
406 | g_assert(words[1]); | |
407 | dev = DEVICE(object_resolve_path(words[1], NULL)); | |
408 | if (!dev) { | |
409 | qtest_send_prefix(chr); | |
410 | qtest_send(chr, "FAIL Unknown device\n"); | |
7d37435b | 411 | return; |
20288345 PB |
412 | } |
413 | ||
414 | if (irq_intercept_dev) { | |
415 | qtest_send_prefix(chr); | |
416 | if (irq_intercept_dev != dev) { | |
417 | qtest_send(chr, "FAIL IRQ intercept already enabled\n"); | |
418 | } else { | |
419 | qtest_send(chr, "OK\n"); | |
420 | } | |
7d37435b | 421 | return; |
20288345 PB |
422 | } |
423 | ||
a5f54290 PC |
424 | QLIST_FOREACH(ngl, &dev->gpios, node) { |
425 | /* We don't support intercept of named GPIOs yet */ | |
426 | if (ngl->name) { | |
427 | continue; | |
428 | } | |
429 | if (words[0][14] == 'o') { | |
60a79016 PC |
430 | int i; |
431 | for (i = 0; i < ngl->num_out; ++i) { | |
432 | qemu_irq *disconnected = g_new0(qemu_irq, 1); | |
433 | qemu_irq icpt = qemu_allocate_irq(qtest_irq_handler, | |
434 | disconnected, i); | |
435 | ||
436 | *disconnected = qdev_intercept_gpio_out(dev, icpt, | |
437 | ngl->name, i); | |
438 | } | |
a5f54290 PC |
439 | } else { |
440 | qemu_irq_intercept_in(ngl->in, qtest_irq_handler, | |
441 | ngl->num_in); | |
442 | } | |
20288345 PB |
443 | } |
444 | irq_intercept_dev = dev; | |
445 | qtest_send_prefix(chr); | |
446 | qtest_send(chr, "OK\n"); | |
9813dc6a SG |
447 | } else if (strcmp(words[0], "set_irq_in") == 0) { |
448 | DeviceState *dev; | |
449 | qemu_irq irq; | |
450 | char *name; | |
451 | int ret; | |
452 | int num; | |
453 | int level; | |
454 | ||
455 | g_assert(words[1] && words[2] && words[3] && words[4]); | |
20288345 | 456 | |
9813dc6a SG |
457 | dev = DEVICE(object_resolve_path(words[1], NULL)); |
458 | if (!dev) { | |
459 | qtest_send_prefix(chr); | |
460 | qtest_send(chr, "FAIL Unknown device\n"); | |
461 | return; | |
462 | } | |
463 | ||
464 | if (strcmp(words[2], "unnamed-gpio-in") == 0) { | |
465 | name = NULL; | |
466 | } else { | |
467 | name = words[2]; | |
468 | } | |
469 | ||
470 | ret = qemu_strtoi(words[3], NULL, 0, &num); | |
471 | g_assert(!ret); | |
472 | ret = qemu_strtoi(words[4], NULL, 0, &level); | |
473 | g_assert(!ret); | |
474 | ||
475 | irq = qdev_get_gpio_in_named(dev, name, num); | |
476 | ||
477 | qemu_set_irq(irq, level); | |
478 | qtest_send_prefix(chr); | |
479 | qtest_send(chr, "OK\n"); | |
20288345 PB |
480 | } else if (strcmp(words[0], "outb") == 0 || |
481 | strcmp(words[0], "outw") == 0 || | |
482 | strcmp(words[0], "outl") == 0) { | |
aa15f497 LV |
483 | unsigned long addr; |
484 | unsigned long value; | |
14773125 | 485 | int ret; |
c7f0f3b1 AL |
486 | |
487 | g_assert(words[1] && words[2]); | |
14773125 EB |
488 | ret = qemu_strtoul(words[1], NULL, 0, &addr); |
489 | g_assert(ret == 0); | |
490 | ret = qemu_strtoul(words[2], NULL, 0, &value); | |
491 | g_assert(ret == 0); | |
aa15f497 | 492 | g_assert(addr <= 0xffff); |
c7f0f3b1 AL |
493 | |
494 | if (words[0][3] == 'b') { | |
495 | cpu_outb(addr, value); | |
496 | } else if (words[0][3] == 'w') { | |
497 | cpu_outw(addr, value); | |
498 | } else if (words[0][3] == 'l') { | |
499 | cpu_outl(addr, value); | |
500 | } | |
501 | qtest_send_prefix(chr); | |
502 | qtest_send(chr, "OK\n"); | |
503 | } else if (strcmp(words[0], "inb") == 0 || | |
504 | strcmp(words[0], "inw") == 0 || | |
505 | strcmp(words[0], "inl") == 0) { | |
aa15f497 | 506 | unsigned long addr; |
c7f0f3b1 | 507 | uint32_t value = -1U; |
14773125 | 508 | int ret; |
c7f0f3b1 AL |
509 | |
510 | g_assert(words[1]); | |
14773125 EB |
511 | ret = qemu_strtoul(words[1], NULL, 0, &addr); |
512 | g_assert(ret == 0); | |
aa15f497 | 513 | g_assert(addr <= 0xffff); |
c7f0f3b1 AL |
514 | |
515 | if (words[0][2] == 'b') { | |
516 | value = cpu_inb(addr); | |
517 | } else if (words[0][2] == 'w') { | |
518 | value = cpu_inw(addr); | |
519 | } else if (words[0][2] == 'l') { | |
520 | value = cpu_inl(addr); | |
521 | } | |
522 | qtest_send_prefix(chr); | |
332cc7e9 | 523 | qtest_sendf(chr, "OK 0x%04x\n", value); |
872536bf AF |
524 | } else if (strcmp(words[0], "writeb") == 0 || |
525 | strcmp(words[0], "writew") == 0 || | |
526 | strcmp(words[0], "writel") == 0 || | |
527 | strcmp(words[0], "writeq") == 0) { | |
528 | uint64_t addr; | |
529 | uint64_t value; | |
14773125 | 530 | int ret; |
872536bf AF |
531 | |
532 | g_assert(words[1] && words[2]); | |
14773125 EB |
533 | ret = qemu_strtou64(words[1], NULL, 0, &addr); |
534 | g_assert(ret == 0); | |
535 | ret = qemu_strtou64(words[2], NULL, 0, &value); | |
536 | g_assert(ret == 0); | |
872536bf AF |
537 | |
538 | if (words[0][5] == 'b') { | |
539 | uint8_t data = value; | |
19f70347 PM |
540 | address_space_write(first_cpu->as, addr, MEMTXATTRS_UNSPECIFIED, |
541 | &data, 1); | |
872536bf AF |
542 | } else if (words[0][5] == 'w') { |
543 | uint16_t data = value; | |
544 | tswap16s(&data); | |
19f70347 PM |
545 | address_space_write(first_cpu->as, addr, MEMTXATTRS_UNSPECIFIED, |
546 | &data, 2); | |
872536bf AF |
547 | } else if (words[0][5] == 'l') { |
548 | uint32_t data = value; | |
549 | tswap32s(&data); | |
19f70347 PM |
550 | address_space_write(first_cpu->as, addr, MEMTXATTRS_UNSPECIFIED, |
551 | &data, 4); | |
872536bf AF |
552 | } else if (words[0][5] == 'q') { |
553 | uint64_t data = value; | |
554 | tswap64s(&data); | |
19f70347 PM |
555 | address_space_write(first_cpu->as, addr, MEMTXATTRS_UNSPECIFIED, |
556 | &data, 8); | |
872536bf AF |
557 | } |
558 | qtest_send_prefix(chr); | |
559 | qtest_send(chr, "OK\n"); | |
560 | } else if (strcmp(words[0], "readb") == 0 || | |
561 | strcmp(words[0], "readw") == 0 || | |
562 | strcmp(words[0], "readl") == 0 || | |
563 | strcmp(words[0], "readq") == 0) { | |
564 | uint64_t addr; | |
565 | uint64_t value = UINT64_C(-1); | |
14773125 | 566 | int ret; |
872536bf AF |
567 | |
568 | g_assert(words[1]); | |
14773125 EB |
569 | ret = qemu_strtou64(words[1], NULL, 0, &addr); |
570 | g_assert(ret == 0); | |
872536bf AF |
571 | |
572 | if (words[0][4] == 'b') { | |
573 | uint8_t data; | |
19f70347 PM |
574 | address_space_read(first_cpu->as, addr, MEMTXATTRS_UNSPECIFIED, |
575 | &data, 1); | |
872536bf AF |
576 | value = data; |
577 | } else if (words[0][4] == 'w') { | |
578 | uint16_t data; | |
19f70347 PM |
579 | address_space_read(first_cpu->as, addr, MEMTXATTRS_UNSPECIFIED, |
580 | &data, 2); | |
872536bf AF |
581 | value = tswap16(data); |
582 | } else if (words[0][4] == 'l') { | |
583 | uint32_t data; | |
19f70347 PM |
584 | address_space_read(first_cpu->as, addr, MEMTXATTRS_UNSPECIFIED, |
585 | &data, 4); | |
872536bf AF |
586 | value = tswap32(data); |
587 | } else if (words[0][4] == 'q') { | |
19f70347 PM |
588 | address_space_read(first_cpu->as, addr, MEMTXATTRS_UNSPECIFIED, |
589 | &value, 8); | |
872536bf AF |
590 | tswap64s(&value); |
591 | } | |
592 | qtest_send_prefix(chr); | |
332cc7e9 | 593 | qtest_sendf(chr, "OK 0x%016" PRIx64 "\n", value); |
c7f0f3b1 AL |
594 | } else if (strcmp(words[0], "read") == 0) { |
595 | uint64_t addr, len, i; | |
596 | uint8_t *data; | |
5560b85a | 597 | char *enc; |
14773125 | 598 | int ret; |
c7f0f3b1 AL |
599 | |
600 | g_assert(words[1] && words[2]); | |
14773125 EB |
601 | ret = qemu_strtou64(words[1], NULL, 0, &addr); |
602 | g_assert(ret == 0); | |
603 | ret = qemu_strtou64(words[2], NULL, 0, &len); | |
604 | g_assert(ret == 0); | |
204febd1 GK |
605 | /* We'd send garbage to libqtest if len is 0 */ |
606 | g_assert(len); | |
c7f0f3b1 AL |
607 | |
608 | data = g_malloc(len); | |
19f70347 PM |
609 | address_space_read(first_cpu->as, addr, MEMTXATTRS_UNSPECIFIED, data, |
610 | len); | |
c7f0f3b1 | 611 | |
5560b85a | 612 | enc = g_malloc(2 * len + 1); |
c7f0f3b1 | 613 | for (i = 0; i < len; i++) { |
5560b85a | 614 | sprintf(&enc[i * 2], "%02x", data[i]); |
c7f0f3b1 | 615 | } |
5560b85a JS |
616 | |
617 | qtest_send_prefix(chr); | |
618 | qtest_sendf(chr, "OK 0x%s\n", enc); | |
c7f0f3b1 AL |
619 | |
620 | g_free(data); | |
5560b85a | 621 | g_free(enc); |
7a6a740d JS |
622 | } else if (strcmp(words[0], "b64read") == 0) { |
623 | uint64_t addr, len; | |
624 | uint8_t *data; | |
625 | gchar *b64_data; | |
14773125 | 626 | int ret; |
7a6a740d JS |
627 | |
628 | g_assert(words[1] && words[2]); | |
14773125 EB |
629 | ret = qemu_strtou64(words[1], NULL, 0, &addr); |
630 | g_assert(ret == 0); | |
631 | ret = qemu_strtou64(words[2], NULL, 0, &len); | |
632 | g_assert(ret == 0); | |
7a6a740d JS |
633 | |
634 | data = g_malloc(len); | |
19f70347 PM |
635 | address_space_read(first_cpu->as, addr, MEMTXATTRS_UNSPECIFIED, data, |
636 | len); | |
7a6a740d JS |
637 | b64_data = g_base64_encode(data, len); |
638 | qtest_send_prefix(chr); | |
639 | qtest_sendf(chr, "OK %s\n", b64_data); | |
640 | ||
641 | g_free(data); | |
642 | g_free(b64_data); | |
c7f0f3b1 AL |
643 | } else if (strcmp(words[0], "write") == 0) { |
644 | uint64_t addr, len, i; | |
645 | uint8_t *data; | |
646 | size_t data_len; | |
14773125 | 647 | int ret; |
c7f0f3b1 AL |
648 | |
649 | g_assert(words[1] && words[2] && words[3]); | |
14773125 EB |
650 | ret = qemu_strtou64(words[1], NULL, 0, &addr); |
651 | g_assert(ret == 0); | |
652 | ret = qemu_strtou64(words[2], NULL, 0, &len); | |
653 | g_assert(ret == 0); | |
c7f0f3b1 AL |
654 | |
655 | data_len = strlen(words[3]); | |
656 | if (data_len < 3) { | |
657 | qtest_send(chr, "ERR invalid argument size\n"); | |
658 | return; | |
659 | } | |
660 | ||
661 | data = g_malloc(len); | |
662 | for (i = 0; i < len; i++) { | |
663 | if ((i * 2 + 4) <= data_len) { | |
664 | data[i] = hex2nib(words[3][i * 2 + 2]) << 4; | |
665 | data[i] |= hex2nib(words[3][i * 2 + 3]); | |
666 | } else { | |
667 | data[i] = 0; | |
668 | } | |
669 | } | |
19f70347 PM |
670 | address_space_write(first_cpu->as, addr, MEMTXATTRS_UNSPECIFIED, data, |
671 | len); | |
c7f0f3b1 AL |
672 | g_free(data); |
673 | ||
4d007963 JS |
674 | qtest_send_prefix(chr); |
675 | qtest_send(chr, "OK\n"); | |
676 | } else if (strcmp(words[0], "memset") == 0) { | |
677 | uint64_t addr, len; | |
678 | uint8_t *data; | |
aa15f497 | 679 | unsigned long pattern; |
14773125 | 680 | int ret; |
4d007963 JS |
681 | |
682 | g_assert(words[1] && words[2] && words[3]); | |
14773125 EB |
683 | ret = qemu_strtou64(words[1], NULL, 0, &addr); |
684 | g_assert(ret == 0); | |
685 | ret = qemu_strtou64(words[2], NULL, 0, &len); | |
686 | g_assert(ret == 0); | |
687 | ret = qemu_strtoul(words[3], NULL, 0, &pattern); | |
688 | g_assert(ret == 0); | |
4d007963 | 689 | |
5f31bbf1 PM |
690 | if (len) { |
691 | data = g_malloc(len); | |
692 | memset(data, pattern, len); | |
19f70347 PM |
693 | address_space_write(first_cpu->as, addr, MEMTXATTRS_UNSPECIFIED, |
694 | data, len); | |
5f31bbf1 PM |
695 | g_free(data); |
696 | } | |
4d007963 | 697 | |
7a6a740d JS |
698 | qtest_send_prefix(chr); |
699 | qtest_send(chr, "OK\n"); | |
700 | } else if (strcmp(words[0], "b64write") == 0) { | |
701 | uint64_t addr, len; | |
702 | uint8_t *data; | |
703 | size_t data_len; | |
704 | gsize out_len; | |
14773125 | 705 | int ret; |
7a6a740d JS |
706 | |
707 | g_assert(words[1] && words[2] && words[3]); | |
14773125 EB |
708 | ret = qemu_strtou64(words[1], NULL, 0, &addr); |
709 | g_assert(ret == 0); | |
710 | ret = qemu_strtou64(words[2], NULL, 0, &len); | |
711 | g_assert(ret == 0); | |
7a6a740d JS |
712 | |
713 | data_len = strlen(words[3]); | |
714 | if (data_len < 3) { | |
715 | qtest_send(chr, "ERR invalid argument size\n"); | |
716 | return; | |
717 | } | |
718 | ||
719 | data = g_base64_decode_inplace(words[3], &out_len); | |
720 | if (out_len != len) { | |
721 | qtest_log_send("b64write: data length mismatch (told %"PRIu64", " | |
722 | "found %zu)\n", | |
723 | len, out_len); | |
724 | out_len = MIN(out_len, len); | |
725 | } | |
726 | ||
19f70347 PM |
727 | address_space_write(first_cpu->as, addr, MEMTXATTRS_UNSPECIFIED, data, |
728 | len); | |
7a6a740d | 729 | |
c7f0f3b1 AL |
730 | qtest_send_prefix(chr); |
731 | qtest_send(chr, "OK\n"); | |
54ce6f22 LV |
732 | } else if (strcmp(words[0], "endianness") == 0) { |
733 | qtest_send_prefix(chr); | |
734 | #if defined(TARGET_WORDS_BIGENDIAN) | |
735 | qtest_sendf(chr, "OK big\n"); | |
736 | #else | |
737 | qtest_sendf(chr, "OK little\n"); | |
738 | #endif | |
2c6e918e | 739 | #ifdef CONFIG_PSERIES |
eeddd59f LV |
740 | } else if (strcmp(words[0], "rtas") == 0) { |
741 | uint64_t res, args, ret; | |
742 | unsigned long nargs, nret; | |
14773125 EB |
743 | int rc; |
744 | ||
745 | rc = qemu_strtoul(words[2], NULL, 0, &nargs); | |
746 | g_assert(rc == 0); | |
747 | rc = qemu_strtou64(words[3], NULL, 0, &args); | |
748 | g_assert(rc == 0); | |
749 | rc = qemu_strtoul(words[4], NULL, 0, &nret); | |
750 | g_assert(rc == 0); | |
751 | rc = qemu_strtou64(words[5], NULL, 0, &ret); | |
752 | g_assert(rc == 0); | |
eeddd59f LV |
753 | res = qtest_rtas_call(words[1], nargs, args, nret, ret); |
754 | ||
755 | qtest_send_prefix(chr); | |
756 | qtest_sendf(chr, "OK %"PRIu64"\n", res); | |
757 | #endif | |
d4fce24f | 758 | } else if (qtest_enabled() && strcmp(words[0], "clock_step") == 0) { |
8156be56 PB |
759 | int64_t ns; |
760 | ||
761 | if (words[1]) { | |
14773125 EB |
762 | int ret = qemu_strtoi64(words[1], NULL, 0, &ns); |
763 | g_assert(ret == 0); | |
8156be56 | 764 | } else { |
dcb15780 PD |
765 | ns = qemu_clock_deadline_ns_all(QEMU_CLOCK_VIRTUAL, |
766 | QEMU_TIMER_ATTR_ALL); | |
8156be56 | 767 | } |
bc72ad67 | 768 | qtest_clock_warp(qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + ns); |
8156be56 | 769 | qtest_send_prefix(chr); |
332cc7e9 JS |
770 | qtest_sendf(chr, "OK %"PRIi64"\n", |
771 | (int64_t)qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL)); | |
eb062cfa MAL |
772 | } else if (strcmp(words[0], "module_load") == 0) { |
773 | g_assert(words[1] && words[2]); | |
774 | ||
775 | qtest_send_prefix(chr); | |
50109320 | 776 | if (module_load_one(words[1], words[2], false)) { |
eb062cfa MAL |
777 | qtest_sendf(chr, "OK\n"); |
778 | } else { | |
779 | qtest_sendf(chr, "FAIL\n"); | |
780 | } | |
d4fce24f | 781 | } else if (qtest_enabled() && strcmp(words[0], "clock_set") == 0) { |
8156be56 | 782 | int64_t ns; |
14773125 | 783 | int ret; |
8156be56 PB |
784 | |
785 | g_assert(words[1]); | |
14773125 EB |
786 | ret = qemu_strtoi64(words[1], NULL, 0, &ns); |
787 | g_assert(ret == 0); | |
8156be56 PB |
788 | qtest_clock_warp(ns); |
789 | qtest_send_prefix(chr); | |
332cc7e9 JS |
790 | qtest_sendf(chr, "OK %"PRIi64"\n", |
791 | (int64_t)qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL)); | |
c7f0f3b1 AL |
792 | } else { |
793 | qtest_send_prefix(chr); | |
332cc7e9 | 794 | qtest_sendf(chr, "FAIL Unknown command '%s'\n", words[0]); |
c7f0f3b1 AL |
795 | } |
796 | } | |
797 | ||
5345fdb4 | 798 | static void qtest_process_inbuf(CharBackend *chr, GString *inbuf) |
c7f0f3b1 AL |
799 | { |
800 | char *end; | |
801 | ||
802 | while ((end = strchr(inbuf->str, '\n')) != NULL) { | |
803 | size_t offset; | |
804 | GString *cmd; | |
805 | gchar **words; | |
806 | ||
807 | offset = end - inbuf->str; | |
808 | ||
809 | cmd = g_string_new_len(inbuf->str, offset); | |
810 | g_string_erase(inbuf, 0, offset + 1); | |
811 | ||
812 | words = g_strsplit(cmd->str, " ", 0); | |
813 | qtest_process_command(chr, words); | |
814 | g_strfreev(words); | |
815 | ||
816 | g_string_free(cmd, TRUE); | |
817 | } | |
818 | } | |
819 | ||
820 | static void qtest_read(void *opaque, const uint8_t *buf, int size) | |
821 | { | |
5345fdb4 | 822 | CharBackend *chr = opaque; |
c7f0f3b1 AL |
823 | |
824 | g_string_append_len(inbuf, (const gchar *)buf, size); | |
825 | qtest_process_inbuf(chr, inbuf); | |
826 | } | |
827 | ||
828 | static int qtest_can_read(void *opaque) | |
829 | { | |
830 | return 1024; | |
831 | } | |
832 | ||
083b266f | 833 | static void qtest_event(void *opaque, QEMUChrEvent event) |
c7f0f3b1 AL |
834 | { |
835 | int i; | |
836 | ||
837 | switch (event) { | |
838 | case CHR_EVENT_OPENED: | |
ba646ff6 MA |
839 | /* |
840 | * We used to call qemu_system_reset() here, hoping we could | |
841 | * use the same process for multiple tests that way. Never | |
842 | * used. Injects an extra reset even when it's not used, and | |
843 | * that can mess up tests, e.g. -boot once. | |
844 | */ | |
c7f0f3b1 AL |
845 | for (i = 0; i < ARRAY_SIZE(irq_levels); i++) { |
846 | irq_levels[i] = 0; | |
847 | } | |
6e92466a | 848 | qemu_gettimeofday(&start_time); |
c7f0f3b1 AL |
849 | qtest_opened = true; |
850 | if (qtest_log_fp) { | |
851 | fprintf(qtest_log_fp, "[I " FMT_timeval "] OPENED\n", | |
35aa3fb3 | 852 | (long) start_time.tv_sec, (long) start_time.tv_usec); |
c7f0f3b1 AL |
853 | } |
854 | break; | |
855 | case CHR_EVENT_CLOSED: | |
856 | qtest_opened = false; | |
857 | if (qtest_log_fp) { | |
6e92466a | 858 | qemu_timeval tv; |
c7f0f3b1 AL |
859 | qtest_get_time(&tv); |
860 | fprintf(qtest_log_fp, "[I +" FMT_timeval "] CLOSED\n", | |
35aa3fb3 | 861 | (long) tv.tv_sec, (long) tv.tv_usec); |
c7f0f3b1 AL |
862 | } |
863 | break; | |
864 | default: | |
865 | break; | |
866 | } | |
867 | } | |
6ba7ada3 | 868 | |
2b8985f1 | 869 | void qtest_server_init(const char *qtest_chrdev, const char *qtest_log, Error **errp) |
d4fce24f | 870 | { |
6ba7ada3 | 871 | ERRP_GUARD(); |
0ec7b3e7 | 872 | Chardev *chr; |
6ba7ada3 | 873 | Object *qtest; |
c7f0f3b1 | 874 | |
4ad6f6cb | 875 | chr = qemu_chr_new("qtest", qtest_chrdev, NULL); |
23802b4f FZ |
876 | if (chr == NULL) { |
877 | error_setg(errp, "Failed to initialize device for qtest: \"%s\"", | |
878 | qtest_chrdev); | |
879 | return; | |
880 | } | |
881 | ||
6ba7ada3 PB |
882 | qtest = object_new(TYPE_QTEST); |
883 | object_property_set_str(qtest, "chardev", "qtest", &error_abort); | |
884 | if (qtest_log) { | |
885 | object_property_set_str(qtest, "log", qtest_log, &error_abort); | |
886 | } | |
887 | object_property_add_child(qdev_get_machine(), "qtest", qtest); | |
888 | user_creatable_complete(USER_CREATABLE(qtest), errp); | |
889 | if (*errp) { | |
890 | object_unparent(qtest); | |
891 | } | |
892 | object_unref(OBJECT(chr)); | |
893 | object_unref(qtest); | |
894 | } | |
895 | ||
896 | static bool qtest_server_start(QTest *q, Error **errp) | |
897 | { | |
898 | Chardev *chr = q->chr; | |
899 | const char *qtest_log = q->log; | |
900 | ||
c7f0f3b1 AL |
901 | if (qtest_log) { |
902 | if (strcmp(qtest_log, "none") != 0) { | |
903 | qtest_log_fp = fopen(qtest_log, "w+"); | |
904 | } | |
905 | } else { | |
906 | qtest_log_fp = stderr; | |
907 | } | |
908 | ||
6ba7ada3 PB |
909 | if (!qemu_chr_fe_init(&q->qtest_chr, chr, errp)) { |
910 | return false; | |
911 | } | |
912 | qemu_chr_fe_set_handlers(&q->qtest_chr, qtest_can_read, qtest_read, | |
913 | qtest_event, NULL, &q->qtest_chr, NULL, true); | |
914 | qemu_chr_fe_set_echo(&q->qtest_chr, true); | |
107684c0 LL |
915 | |
916 | inbuf = g_string_new(""); | |
e731d083 AB |
917 | |
918 | if (!qtest_server_send) { | |
6ba7ada3 | 919 | qtest_server_set_send_handler(qtest_server_char_be_send, &q->qtest_chr); |
e731d083 | 920 | } |
6ba7ada3 PB |
921 | qtest = q; |
922 | return true; | |
e731d083 AB |
923 | } |
924 | ||
3fc92f87 AB |
925 | void qtest_server_set_send_handler(void (*send)(void*, const char*), |
926 | void *opaque) | |
e731d083 AB |
927 | { |
928 | qtest_server_send = send; | |
929 | qtest_server_send_opaque = opaque; | |
c7f0f3b1 | 930 | } |
b3be57c3 MT |
931 | |
932 | bool qtest_driver(void) | |
933 | { | |
6ba7ada3 | 934 | return qtest && qtest->qtest_chr.chr != NULL; |
b3be57c3 | 935 | } |
0bd9aef8 AB |
936 | |
937 | void qtest_server_inproc_recv(void *dummy, const char *buf) | |
938 | { | |
939 | static GString *gstr; | |
940 | if (!gstr) { | |
941 | gstr = g_string_new(NULL); | |
942 | } | |
943 | g_string_append(gstr, buf); | |
944 | if (gstr->str[gstr->len - 1] == '\n') { | |
945 | qtest_process_inbuf(NULL, gstr); | |
946 | g_string_truncate(gstr, 0); | |
947 | } | |
948 | } | |
6ba7ada3 PB |
949 | |
950 | static void qtest_complete(UserCreatable *uc, Error **errp) | |
951 | { | |
952 | QTest *q = QTEST(uc); | |
953 | if (qtest) { | |
954 | error_setg(errp, "Only one instance of qtest can be created"); | |
955 | return; | |
956 | } | |
957 | if (!q->chr_name) { | |
958 | error_setg(errp, "No backend specified"); | |
959 | return; | |
960 | } | |
961 | ||
962 | if (OBJECT(uc)->parent != qdev_get_machine()) { | |
963 | q->has_machine_link = true; | |
964 | object_property_add_const_link(qdev_get_machine(), "qtest", OBJECT(uc)); | |
965 | } else { | |
966 | /* -qtest was used. */ | |
967 | } | |
968 | ||
969 | qtest_server_start(q, errp); | |
970 | } | |
971 | ||
972 | static void qtest_unparent(Object *obj) | |
973 | { | |
974 | QTest *q = QTEST(obj); | |
975 | ||
976 | if (qtest == q) { | |
977 | qemu_chr_fe_disconnect(&q->qtest_chr); | |
978 | assert(!qtest_opened); | |
979 | qemu_chr_fe_deinit(&q->qtest_chr, false); | |
980 | if (qtest_log_fp) { | |
981 | fclose(qtest_log_fp); | |
982 | qtest_log_fp = NULL; | |
983 | } | |
984 | qtest = NULL; | |
985 | } | |
986 | ||
987 | if (q->has_machine_link) { | |
988 | object_property_del(qdev_get_machine(), "qtest"); | |
989 | q->has_machine_link = false; | |
990 | } | |
991 | } | |
992 | ||
993 | static void qtest_set_log(Object *obj, const char *value, Error **errp) | |
994 | { | |
995 | QTest *q = QTEST(obj); | |
996 | ||
997 | if (qtest == q) { | |
998 | error_setg(errp, QERR_PERMISSION_DENIED); | |
999 | } else { | |
1000 | g_free(q->log); | |
1001 | q->log = g_strdup(value); | |
1002 | } | |
1003 | } | |
1004 | ||
1005 | static char *qtest_get_log(Object *obj, Error **errp) | |
1006 | { | |
1007 | QTest *q = QTEST(obj); | |
1008 | ||
1009 | return g_strdup(q->log); | |
1010 | } | |
1011 | ||
1012 | static void qtest_set_chardev(Object *obj, const char *value, Error **errp) | |
1013 | { | |
1014 | QTest *q = QTEST(obj); | |
1015 | Chardev *chr; | |
1016 | ||
1017 | if (qtest == q) { | |
1018 | error_setg(errp, QERR_PERMISSION_DENIED); | |
1019 | return; | |
1020 | } | |
1021 | ||
1022 | chr = qemu_chr_find(value); | |
1023 | if (!chr) { | |
1024 | error_setg(errp, "Cannot find character device '%s'", value); | |
1025 | return; | |
1026 | } | |
1027 | ||
1028 | g_free(q->chr_name); | |
1029 | q->chr_name = g_strdup(value); | |
1030 | ||
1031 | if (q->chr) { | |
1032 | object_unref(q->chr); | |
1033 | } | |
1034 | q->chr = chr; | |
1035 | object_ref(chr); | |
1036 | } | |
1037 | ||
1038 | static char *qtest_get_chardev(Object *obj, Error **errp) | |
1039 | { | |
1040 | QTest *q = QTEST(obj); | |
1041 | ||
1042 | return g_strdup(q->chr_name); | |
1043 | } | |
1044 | ||
1045 | static void qtest_class_init(ObjectClass *oc, void *data) | |
1046 | { | |
1047 | UserCreatableClass *ucc = USER_CREATABLE_CLASS(oc); | |
1048 | ||
1049 | oc->unparent = qtest_unparent; | |
1050 | ucc->complete = qtest_complete; | |
1051 | ||
1052 | object_class_property_add_str(oc, "chardev", | |
1053 | qtest_get_chardev, qtest_set_chardev); | |
1054 | object_class_property_add_str(oc, "log", | |
1055 | qtest_get_log, qtest_set_log); | |
1056 | } | |
1057 | ||
1058 | static const TypeInfo qtest_info = { | |
1059 | .name = TYPE_QTEST, | |
1060 | .parent = TYPE_OBJECT, | |
1061 | .class_init = qtest_class_init, | |
1062 | .instance_size = sizeof(QTest), | |
1063 | .interfaces = (InterfaceInfo[]) { | |
1064 | { TYPE_USER_CREATABLE }, | |
1065 | { } | |
1066 | } | |
1067 | }; | |
1068 | ||
1069 | static void register_types(void) | |
1070 | { | |
1071 | type_register_static(&qtest_info); | |
1072 | } | |
1073 | ||
1074 | type_init(register_types); |